ispLSI2128VE-100LB208 datasheet, PDF

Datasheet> All Categories > Programmable logic devices> Programmable logic> ispLSI2128VE-100LB208

ispLSI2128VE-100LB208: DescriptionEE PLD, 10 ns, PQFP100; CategoryProgrammable logic devices Programmable logic; File Size180KB，19 Pages; ManufacturerLattice; Websitehttp://www.latticesemi.com

Download Datasheet Parametric View All

ispLSI2128VE-100LB208 Overview

EE PLD, 10 ns, PQFP100

ispLSI2128VE-100LB208 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Parts packaging code	BGA
package instruction	FBGA-208
Contacts	208
Reach Compliance Code	compli
ECCN code	EAR99
Other features	YES
maximum clock frequency	77 MHz
In-system programmable	YES
JESD-30 code	S-PBGA-B208
JESD-609 code	e0
JTAG BST	NO
length	17 mm
Humidity sensitivity level	3
Dedicated input times	4
Number of I/O lines	128
Number of macro cells	128
Number of terminals	208
Maximum operating temperature	70 °C
Minimum operating temperature
organize	4 DEDICATED INPUTS, 128 I/O
Output function	MACROCELL
Package body material	PLASTIC/EPOXY
encapsulated code	BGA
Encapsulate equivalent code	BGA208,16X16,40
Package shape	SQUARE
Package form	GRID ARRAY
power supply	3.3 V
Programmable logic type	EE PLD
propagation delay	13 ns
Certification status	Not Qualified
Maximum seat height	2.1 mm
Maximum supply voltage	3.6 V
Minimum supply voltage	3 V
Nominal supply voltage	3.3 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn63Pb37)
Terminal form	BALL
Terminal pitch	1 mm
Terminal location	BOTTOM
width	17 mm
Base Number Matches	1

Preview

Download Datasheet

View All

ispLSI 2128VE

3.3V In-System Programmable

SuperFAST™ High Density PLD

Features

• SuperFAST HIGH DENSITY IN-SYSTEM

PROGRAMMABLE LOGIC

— 6000 PLD Gates

— 128 and 64 I/O Pin Versions, Eight Dedicated Inputs

— 128 Registers

— High Speed Global Interconnect

— Wide Input Gating for Fast Counters, State

Machines, Address Decoders, etc.

— Small Logic Block Size for Random Logic

— 100% Functional, JEDEC and Pinout Compatible

with ispLSI 2128V Devices

• 3.3V LOW VOLTAGE 2128 ARCHITECTURE

— Interfaces with Standard 5V TTL Devices

• HIGH PERFORMANCE E

CMOS

TECHNOLOGY

—

max

= 250MHz Maximum Operating Frequency

—

= 4.0ns Propagation Delay

— Electrically Erasable and Reprogrammable

— Non-Volatile

— 100% Tested at Time of Manufacture

— Unused Product Term Shutdown Saves Power

• IN-SYSTEM PROGRAMMABLE

— 3.3V In-System Programmability (ISP™) Using

Boundary Scan Test Access Port (TAP)

— Open-Drain Output Option for Flexible Bus Interface

Capability, Allowing Easy Implementation of Wired-

OR Bus Arbitration Logic

— Increased Manufacturing Yields, Reduced Time-to-

Market and Improved Product Quality

— Reprogram Soldered Devices for Faster Prototyping

• 100% IEEE 1149.1 BOUNDARY SCAN TESTABLE

• THE EASE OF USE AND FAST SYSTEM SPEED OF

PLDs WITH THE DENSITY AND FLEXIBILITY OF FPGAS

— Enhanced Pin Locking Capability

— Three Dedicated Clock Input Pins

— Synchronous and Asynchronous Clocks

— Programmable Output Slew Rate Control

— Flexible Pin Placement

— Optimized Global Routing Pool Provides Global

Interconnectivity

• ispDesignEXPERT™ – LOGIC COMPILER AND COM-

PLETE ISP DEVICE DESIGN SYSTEMS FROM HDL

SYNTHESIS THROUGH IN-SYSTEM PROGRAMMING

— Superior Quality of Results

— Tightly Integrated with Leading CAE Vendor Tools

— Productivity Enhancing Timing Analyzer, Explore

Tools, Timing Simulator and ispANALYZER™

— PC and UNIX Platforms

Functional Block Diagram*

Output Routing Pool (ORP)

GLB

Global Routing Pool (GRP)

Output Routing Pool (ORP)

*128 I/O Version Shown

CLK 0

CLK 1

CLK 2

0139A/2128VE

Description

The ispLSI 2128VE is a High Density Programmable

Logic Device available in 128 and 64 I/O-pin versions.

The device contains 128 Registers, eight Dedicated

Input pins, three Dedicated Clock Input pins, two dedi-

cated Global OE input pins and a Global Routing Pool

(GRP). The GRP provides complete interconnectivity

between all of these elements. The ispLSI 2128VE

features in-system programmability through the Bound-

ary Scan Test Access Port (TAP) and is 100% IEEE

1149.1 Boundary Scan Testable. The ispLSI 2128VE

offers non-volatile reprogrammability of the logic, as well

as the interconnect to provide truly reconfigurable sys-

tems.

The basic unit of logic on the ispLSI 2128VE device is the

Generic Logic Block (GLB). The GLBs are labeled A0, A1

.. D7 (see Figure 1). There are a total of 32 GLBs in the

ispLSI 2128VE device. Each GLB is made up of four

macrocells. Each GLB has 18 inputs, a programmable

AND/OR/Exclusive OR array, and four outputs which can

be configured to be either combinatorial or registered.

Inputs to the GLB come from the GRP and dedicated

inputs. All of the GLB outputs are brought back into the

GRP so that they can be connected to the inputs of any

GLB on the device.

to change without notice.

LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A.

Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com

September 2000

2128ve_08

Output Routing Pool (ORP)

Logic

Array

Output Routing Pool (ORP)

Recommended Resources

2Y-Y connection two-speed motor contactor control circuit

Clock controlled timing socket circuit

High power switching regulated power supply circuit diagram

555 intermittent time adjustable timer circuit diagram

Unipolar output pulse width modulation amplifier circuit

Radio frequency LCD radio recorder circuit diagram 1

Help! ! Questions about AD9854 and AD9851 in high frequency and amplification questions: [i=s] This post was last edited by paulhyde on 2014-9-15 03:27 [/i] Help!!! I want to ask if the AD9854 DDS chip in the list can be applied to high frequency and amplification problems. And I think th...; jch793155 Electronics Design Contest

2015 Power Supply Training Materials: Basic Concepts of Electromagnetic Field and Electromagnetic CompatibilityAnalysis and design technology of electromagnetic interference characteristics of magnetic componentsEMI filter design method...; dcexpert Download Centre

Bewildered: [i=s] This post was last edited by wangfuchong on 2015-10-24 16:50 [/i] As the title...; wangfuchong Talking

Common usage of MSP430 watchdog and writing method of interrupt function: [i=s]This post was last edited by Hot Ximixiu on 2019-7-11 23:27[/i]Basic usage of MSP430 watchdog The watchdog is set to prevent the program from running away, but since the watchdog is similar to a ...; 火辣西米秀 Microcontroller MCU

Please tell me the principle of DDC!: I want to make an interface system that displays data in real time. The data is obtained from DDC (for air conditioning systems). The key is that I don't know how DDC transmits data to the computer? H...; qidianw Embedded System

A special liking for electronics for three to five years (Part 2): On the morning of the third day after "resigning", I participated in the recruitment interview of Beijing Huawei Huitong under the introduction of my classmates. Before the interview, there was a writ...; zjd01 MCU

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components