EEWORLDEEWORLDEEWORLD

Part Number

Search

531BB499M000DGR

Description
LVDS Output Clock Oscillator, 499MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

531BB499M000DGR Overview

LVDS Output Clock Oscillator, 499MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531BB499M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency499 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
【TI's First Low Power Design Competition】IAR New Project
[i=s]This post was last edited by william228 on 2014-11-14 09:42[/i] Use Keil to develop 51 and MDK to develop ARM-M3/M0. But I have been using IAR since MSP430F149, and I am familiar with IAR's insta...
william228 Microcontroller MCU
3-channel LVDS serial transmission
I want to transmit 3 parallel 40M LVDS signals through an optical fiber, and then restore them to 3 parallel LVDS signals at the other end. First, I must convert the 3 signals into serial data, and th...
chengj Embedded System
Recommended voltage regulator chip and MCU
[i=s] This post was last edited by Cheng Qiuxiang on 2019-1-22 10:40 [/i] What voltage regulator chips can output 6.4-6.5v? Input voltage 9v-12v, output current 2a, excluding voltage regulator diodes....
程秋香 Analogue and Mixed Signal
Latest track robot
Latest track robot...
huang020202 Robotics Development
【CN0227】High-Performance, 16-Bit, 250 MSPS Wideband Receiver with Anti-Aliasing Filter
CIRCUIT FUNCTION AND BENEFITS The circuit shown in Figure 1 is a wideband receiver front end based on the ADL5562 ultralow noise differential amplifier driver and the AD9467 16-bit, 250 MSPS analog-to...
EEWORLD社区 ADI Reference Circuit
TMS320F28035 Study Record 3
[p=35, null, left][color=#555555]1. Steps to call TI's official delay function DELAY_US() in the DSP2803x_Examples.h header file. [/color][/p][p=35, null, left][color=#555555]Steps to use the DELAY_US...
tangxing Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 512  323  360  1657  142  11  7  8  34  3 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号