550SC10M0000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 550SC10M0000DGR

550SC10M0000DGR: DescriptionLVDS Output Clock Oscillator,; CategoryPassive components oscillator; File Size322KB，15 Pages; ManufacturerSilicon Laboratories Inc

Download Datasheet Parametric Compare View All

550SC10M0000DGR Overview

LVDS Output Clock Oscillator,

550SC10M0000DGR Parametric

Parameter Name	Attribute value
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRI-STATE; ENABLE/DISABLE FUNCTION; COMPLEMENTARY OUTPUT; TR
Maximum control voltage	2.5 V
Minimum control voltage
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
Frequency offset/pull rate	125 ppm
frequency stability	50%
linearity	10%
Installation features	SURFACE MOUNT
Nominal operating frequency	10 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
Output load	100 OHM
physical size	7.0mm x 5.0mm x 1.8mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Base Number Matches	1

Preview

Download Datasheet

View All

Si550

EVISION

O L TAG E

- C

ONTR OLLED

RYSTAL

S C I L L A T O R

(VCXO)

10 MH

Z TO

1.4 G H

Features

Available with any frequency from



10 to 945 MHz and select

frequencies to 1.4 GHz



3rd generation DSPLL

with

superior jitter performance (0.5 ps)



3x better temperature stability than



SAW-based oscillators



Excellent PSRR performance



Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout



Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 10.

Applications



SONET/SDH

xDSL

10 GbE LAN/WAN



Low-jitter clock generation

Optical modules

Clock and data recovery

Pin Assignments:

See page 9.

(Top View)

Description

The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL

circuitry to

provide a low-jitter clock at high frequencies. The Si550 supports any

frequency from 10 to 945 MHz and select frequencies to 1417 MHz. Unlike

traditional VCXOs, where a different crystal is required for each output

frequency, the Si550 uses one fixed crystal to provide a wide range of output

frequencies. This IC-based approach allows the crystal resonator to provide

exceptional frequency stability and reliability. In addition, DSPLL clock

synthesis provides superior supply noise rejection, simplifying the task of

generating low-jitter clocks in noisy environments typically found in

communication systems. The Si550 IC-based VCXO is factory-configurable

for a wide variety of user specifications, including frequency, supply voltage,

output format, tuning slope, and temperature stability. Specific configurations

are factory programmed at time of shipment, thereby eliminating the long

lead times associated with custom oscillators.

CLK–

GND

CLK+

Functional Block Diagram

Fixed

Frequency

Any-Frequency

10 MHz–1.4 GHz

DSPLL

Clock Synthesis

CLK+

CLK–

ADC

GND

Rev. 1.1 4/13

Si550

550SC10M0000DGR Related Products

	550SC10M0000DGR	550WF10M0000DG	550QB622M080DGR	550UB622M080DGR
Description	LVDS Output Clock Oscillator,	CML Output Clock Oscillator,	CML Output Clock Oscillator,	CML Output Clock Oscillator
Reach Compliance Code	unknown	unknown	unknown	unknow
Oscillator type	LVDS	CML	CML	CML
Maker	Silicon Laboratories Inc	Silicon Laboratories Inc	-	Silicon Laboratories Inc
Other features	TRI-STATE; ENABLE/DISABLE FUNCTION; COMPLEMENTARY OUTPUT; TR	TRI-STATE; ENABLE/DISABLE FUNCTION; COMPLEMENTARY OUTPUT; TRAY	TRI-STATE; ENABLE/DISABLE FUNCTION; COMPLEMENTARY OUTPUT; TR	-
Maximum control voltage	2.5 V	1.8 V	3.3 V	-
maximum descent time	0.35 ns	0.35 ns	0.35 ns	-
Frequency Adjustment - Mechanical	NO	NO	NO	-
Frequency offset/pull rate	125 ppm	50 ppm	30 ppm	-
frequency stability	50%	50%	100%	-
linearity	10%	10%	10%	-
Installation features	SURFACE MOUNT	SURFACE MOUNT	SURFACE MOUNT	-
Nominal operating frequency	10 MHz	10 MHz	622.08 MHz	-
Maximum operating temperature	85 °C	85 °C	85 °C	-
Minimum operating temperature	-40 °C	-40 °C	-40 °C	-
Output load	100 OHM	100 OHM	100 OHM	-
physical size	7.0mm x 5.0mm x 1.8mm	7.0mm x 5.0mm x 1.8mm	7.0mm x 5.0mm x 1.8mm	-
longest rise time	0.35 ns	0.35 ns	0.35 ns	-
Maximum supply voltage	2.75 V	1.89 V	3.63 V	-
Minimum supply voltage	2.25 V	1.71 V	2.97 V	-
Nominal supply voltage	2.5 V	1.8 V	3.3 V	-
surface mount	YES	YES	YES	-
maximum symmetry	55/45 %	55/45 %	55/45 %	-
Base Number Matches	1	1	1	-

Recommended Resources

Circular drive circuit diagram composed of 3 triodes

Rural fish farming control circuit

Electric fan natural wind power supply control circuit

Dual 100mA linear regulator

555 high voltage low current low power inverter circuit

RC phase-shifted oscillator with C grounded in chain network

Belide Electronic Technology (Shenzhen) Co., Ltd. Recruitment (SMT Supervisor): Belide Electronic Technology (Shenzhen) Co., Ltd.SMT SupervisorEmail: hr@palit.com.cnrelease date: 2006-07-28 Work Location: ShenzhenRecruitment Number: 2 Years of working experience: Two years or mor...; fighting Analog electronics

Bit Operation in AVR Microcontroller: In the standard C language textbook, the operation of bit operation is basically not involved, but in the program of the single-chip computer system, it is necessary to frequently operate various regi...; 楞伽山人 Microchip MCU

Why should we transplant the operating system on M3? What are the advantages?: I want to learn the embedded operating system UC/OSII recently, but I don't know much about its uses and advantages....; dayup Microcontroller MCU

Analysis and Suppression of Electromagnetic Interference of Switching Power Supply: Abstract: Based on the introduction of flyback switching power supply and its performance, the grid-side harmonics and suppression, switch buffering, optoelectronic isolation and other issues in the p...; zbz0529 Power technology

M0 board emulator cannot be initialized: When programming with Zhou Ligong's M0 board (LPC1114), it says that the emulator cannot be initialized, and the error is AGDI fatal error: initialize fail. The hardware self-check cannot be performed...; taixian1 ARM Technology

LWip-1.4.1 transplantation on STM32F107VCT6 chip: [i=s] This post was last edited by chaoweidianzi on 2015-7-10 19:41[/i] [color=#ff0000]Hardware framework[/color]: STM32F107VCT6+DP83848 [color=#ff0000]Software framework[/color]: LWip-1.4.1 [color=#f...; chaoweidianzi stm32/stm8

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components