EEWORLDEEWORLDEEWORLD

Part Number

Search

3GV64A-150T-FREQ

Description
LVCMOS Output Clock Oscillator, 50.01MHz Min, 200MHz Max, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size112KB,1 Pages
ManufacturerEuroquartz
Websitehttp://www.euroquartz.co.uk/
Environmental Compliance
Download Datasheet Parametric View All

3GV64A-150T-FREQ Overview

LVCMOS Output Clock Oscillator, 50.01MHz Min, 200MHz Max, ROHS COMPLIANT, SMD, 6 PIN

3GV64A-150T-FREQ Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Reach Compliance Codecompliant
Other featuresTRI-STATE; ENABLE/DISABLE FUNCTION
Maximum control voltage1.85 V
Minimum control voltage1.45 V
maximum descent time1.2 ns
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate150 ppm
frequency stability25%
linearity10%
Installation featuresSURFACE MOUNT
Maximum operating frequency200 MHz
Minimum operating frequency50.01 MHz
Maximum operating temperature70 °C
Minimum operating temperature
Oscillator typeLVCMOS
Output load15 pF
physical size11.4mm x 9.6mm x 4.7mm
longest rise time1.2 ns
Maximum supply voltage3.465 V
Minimum supply voltage3.135 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Base Number Matches1
EURO
QUARTZ
CMOS SMD 11.4 x 9.6 x 4.7mm, 6 pad
Frequency range 50.01MHz to 200MHz
LVCMOS Output
Supply Voltage 3.3 VDC
High Q fundamental mode crystal
Low jitter multiplier circuit
Low unit cost
OUTLINE & DIMENSIONS
DESCRIPTION
GV64 VCXOs, are packaged in an industry-standard, 6 pad, 11.4mm
x 9.6mm x 4.7mm SMD package. The VCXO incorporates a high Q
fundamental mode crystal and a low jitter multiplier circuit.
SPECIFICATION
Frequency Range:
Supply Voltage:
Output Logic:
Integrated Phase Jitter:
Period Jitter RMS:
Period Jitter Peak to peak:
Phase Noise:
Initial Frequency Accuracy:
Output Voltage HIGH (1):
Output Voltage LOW (0):
Pulling Range:
Temperature Stability:
Output Load:
Start-up Time:
Duty Cycle:
Rise/Fall Times:
Current Consumption:
Linearity:
Modulation Bandwidth:
Input Impedance:
Slope Polarity:
(Transfer function)
GV64 VCXO
50.1MHz ~ 200.0MHz
Storage Temperature:
Ageing:
Enable/Disable (Tristate):
RoHS Status:
50.01MHz to 200.0MHz
3.3 VDC ±5%
LVCMOS
2.3ps typical, 4.0ps maximum
(for 155.250MHz)
4.0ps typical (for 155.250MHz)
27.0ps typical (for 155.250MHz)
See table below
Tune to the nominal frequency
with Vc= 1.65 ±0.2VDC
90% Vdd minimum
10% Vdd maximum
From ±30ppm to ±150ppm
See table
15pF
10ms maximum, 5ms typical
50% ±5% measured at 50% Vdd
1.2ns typical (15pF load)
25mA maximum (15pF load)
10% maximum, 6% typical
25kHz minimum
2 MW minimum
Monotonic and Positive. (An
increase of control voltage
always increases output
frequency.)
-50° to +100°C
±5ppm per year maximum
Pads 2 or 5, Enable high or 70%
Vdd min applied to Tri-state pad
to enable output.
30% Vdd max. to disable output
(high impedance)
Fully compliant
PHASE NOISE
Offset
10Hz
100Hz
1kHz
10kHz
100kHz
1MHz
10MHz
Frequency 155.25MHz
-65dBc/Hz
-95dBc/Hz
-120dBc/Hz
-128dBc/Hz
-122dBc/Hz
-120dBc/Hz
-140dBc/Hz
FREQUENCY STABILITY
Stability Code Stability ±ppm Temp. Range
A
25
0°~+70°C
B
50
0°~+70°C
C
100
0°~+70°C
D
25
-40°~+85°C
E
50
-40°~+85°C
F
100
-40°~+85°C
If non-standard frequency stability is required
Use ‘I’ followed by stability, i.e. I20 for ±20ppm
PART NUMBER SCHEDULE
Example:
Supply Voltage
3 = +3.3V
Series Designator
GV64
Stability over temperature range
(See table)
Pullability in ±ppm
Pullability determinator
N = minimum
M = maximum
T = Typical
Frequency in MHz
3GV64B-80N-155.25
EUROQUARTZ LIMITED Blacknell Lane CREWKERNE Somerset UK TA18 7HE
Tel: +44 (0)1460 230000 Fax: +44 (0)1460 230001 info@euroquartz.co.uk www.euroquartz.co.uk
A small problem with M0
1 LPC_SYSCON -> SYSAHBCLKCTRL |= (1PIO0_1 = 0x00 ; /* Configure as pin GPIO function*/ 3LPC_GPIO0 -> DIR |= LED; /* Set to output mode*/ 4LPC_GPIO0 -> DATA = 0x00; /* Output data, initialize to high l...
常见泽1 NXP MCU
5501 Using CCS3.3 with a high optimization level is actually slower
I recently used CCS3.3 to develop a project. For the same piece of code, I used the on-chip timer to measure the clock consumption without enabling interrupts. When optimizing, I found that the optimi...
ctzl1225 DSP and ARM Processors
[Knowledge Quiz with Prizes] Every profession has its specialties, and I’m an expert at capacitors!
Capacitors are simple little things that we often use in our designs, but there are also many tricks involved. The puzzling problems encountered in the design often arise from these tiny devices. To t...
EEWORLD社区 Discrete Device
The tantalum capacitors in the AMS1117 voltage regulator kept exploding.
I use AC-DC to provide 5V (2A) to this voltage regulator module, and these two tantalum capacitors will explode. Why is this?...
面纱如雾 PCB Design
LM3S811DDLLXXRR Note 9: IIC Implementation
It is very convenient to use IIC API for LM3S811, but you must pay attention to the order or you will not be able to get it right.For reading and writing IIC, we must pay attention to:When the host wr...
ddllxxrr Microcontroller MCU
Is there a big difference between Quartus II and ISE?
The clock frequency of timing simulation on Quartus II can be very high, but why is the clock frequency much lower when running the same code on ISE?...
摇动所有的经筒 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1468  31  1081  2059  1554  30  1  22  42  32 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号