EEWORLDEEWORLDEEWORLD

Part Number

Search

EB653R32SGXFS

Description
CONNECTOR, 64 CONTACT(S), FEMALE, RIGHT ANGLE SINGLE PART CARD EDGE CONN, SOLDER
CategoryThe connector    The connector   
File Size184KB,4 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Download Datasheet Parametric View All

EB653R32SGXFS Overview

CONNECTOR, 64 CONTACT(S), FEMALE, RIGHT ANGLE SINGLE PART CARD EDGE CONN, SOLDER

EB653R32SGXFS Parametric

Parameter NameAttribute value
MakerVishay
Reach Compliance Codeunknown
Connector typeCARD EDGE CONNECTOR
Contact to complete cooperationGOLD (3) OVER NICKEL
Contact completed and terminatedGOLD FLASH OVER NICKEL
Contact point genderFEMALE
DIN complianceNO
Filter functionNO
IEC complianceNO
JESD-609 codee4
MIL complianceNO
Manufacturer's serial numberEB6
Mixed contactsNO
Installation methodRIGHT ANGLE
Installation typeBOARD
Number of rows loaded2
OptionsGENERAL PURPOSE
Terminal pitch3.17 mm
Termination typeSOLDER
Total number of contacts64
UL Flammability Code94V-0
Base Number Matches1
EB6
Vishay Dale
Edgeboard Connectors, Dual Readout, 0.125" (3.17 mm) C-C,
Standard and Right Angle Terminals
FEATURES
• Grid Patterns: 0.125" C-C x 0.150" (3.17 mm x 3.81 mm),
0.125" C-C x 0.200" (3.17 mm x 5.08 mm) and
0.125" C-C x 0.250" (3.17 mm x 6.35 mm)
• Standard and right angle terminals
• Greater design latitude:
4 body materials: Diallyl phthalate, phenolic, glass-filled
polyester and glass-filled polyphenylene sulfied
7 contact termination styles - 3 standard, 4 right angle
19 body sizes and 6 mounting styles
• Selective gold plating
• Accepts PC board thickness of 0.054" to 0.071" (1.37 mm
to 1.80 mm)
• Polarization between contact positions in all sizes.
Between contact polarization permits polarizing without
loss of contact position.
Recognized under the Component Program of
Underwriters Laboratories, Inc. listed under file
E65524, project 77CH3889
ELECTRICAL SPECIFICATIONS
Current Rating:
3 A
Test Voltage Between Contacts:
At sea level: 1500 V
RMS
At 70 000 feet (21 336 meters): 325 V
RMS
Insulation Resistance:
5000 MΩ minimum at 500 V
DC
potential
Contact Resistance:
30 mV maximum at rated current (with
gold plating)
Operating Temperature:
- 65 °C to + 125 °C
Humidity:
96 h at 90 % relative humidity at + 40 °C, dried at
room temperature for 3 h minimum, insulation resistance
was greater than 5000 MΩ
Durability:
After 500 cycles of insertion and withdrawal of a
0.070" (1.78 mm) thick steel test board, contact resistance
less than 0.030 V at 3 A on gold plated contacts and
individual contact pair separation force when measured with
a 0.054" (1.37 mm) thick steel test blade was greater than
½ oz.
Shock:
Three 50G shocks in each of 3 mutually
perpendicular planes with no loss of continuity
Vibration:
2 h in each of 3 mutually perpendicular planes,
frequency sweep 10 cps to 55 cps at 0.06 double amplitude
with no loss of continuity
APPLICATIONS
For use with 0.0625" (1.59 mm) printed circuit boards
requiring an edgeboard type connector on 0.125" (3.17 mm)
centers
MATERIAL SPECIFICATIONS
Body Material:
“1” glass-filled diallyl phthalate per MIL-M-14, Type SDG-F
green, flame retardant (UL 94 V-0)
“2” glass-filled phenolic per MIL-M-14, Type MFH dark
green, flame retardant (UL 94 V-0)
“3” thermoplastic polyester, glass-filled, black, flame
retardant (UL 94 V-0)
”5” thermoplastic polyphenylene sulfied, glass filled, brown,
flame retardant (UL 94 V-0)
Contacts:
Phosphor bronze (See Ordering Information)
Polarizing Key:
Glass reinforced nylon, flame retardant
(UL 94H-B)
Plating:
Gold (See Ordering Information)
ORDERING INFORMATION
EB6
MODEL
3
BODY
MATERIAL
K
40
SG
X
15
MOUNTING
POLARIZING
CONTACT PLATING
STANDARD CONTACTS
VARIATIONS
PER SIDE
TERMINAL
KEY POSITIONS
SG = Selective gold plating (0.00003"
VARIATIONS
6, 10, 12, (0.000762 mm) minimum thick) on contact
1 = Diallyl
Key(s) are located to
area with gold flash on terminal.
14, 15, 18,
C, D, K,
Phthalate
right of position(s)
SGF = Selective gold plating (0.000010"
22, 24, 25,
1R, 2R,
2 = Phenolic
designated. Use odd-
28, 30, 31, (0.000254 mm) minimum thick) on contact
3R, 4R
3 = Glass-filled
numbered contact for
area with gold flash on terminal.
32, 35, 36,
Polyester
ordering: -1, -3, -5, etc.
All gold plating over 0.00005"
40, 43, 44,
5 = Glass-filled
Required only when
49, and 50 (0.00127 mm) minimum nickel underplate.
Polyphenylene
polarizing keys are to be
Contact factory for additional plating
Sulfied
factory installed.
options.
Note:
To order polarizing
keys individually, specify
Model PK-6.
For technical questions, contact:
connectors@vishay.com
www.vishay.com
5
Document Number: 36002
Revision: 16-Feb-09
MSP430 series serial port baud rate calculation method
[p=26, null, left][color=#000][font=Arial][size=4]MSP430 series, the baud rate setting of the usart module is determined by the following three parameters: UxBR0, UxBR1, UxMCTL[/size][/font][/color][/...
fish001 Microcontroller MCU
TI Carnival + First Purchase Experience
[i=s] This post was last edited by Changjianze1 on 2017-11-22 16:26[/i] [size=5]I have been using TI's microcontrollers and Bluetooth wireless products for several years[/size] [size=5]I usually buy T...
常见泽1 Wireless Connectivity
How does msp430x149 generate 32768hz frequency?
Dear experts, how to set DCOclock to generate 32768hz frequencyThere is a program written like this:void clock_set(void){IFG2=0;IFG1=0;_DINT();_BIC_SR(OSCOFF);BCSCTL1&=~XT2OFF;BCSCTL1|=RSEL1+RSEL0+XTS...
eris2007 Microcontroller MCU
FPGA counting problem
1:0]en; /*************************************/ reg [3:0] cs_ge; reg [3:0] cs_shi; reg [3:0] cs_bai; reg [3:0] cs_qian; always@(posedge clk1 or negedge rst) if (!rst) en9) cs_ge9) cs_shi9) cs_bai<=0; ...
关耳008 FPGA/CPLD
Is the microcontroller's operating speed determined by the crystal oscillator frequency?
I just finished reading the introductory book on microcontrollers, but I am still confused about the role of crystal oscillators. According to my understanding, the machine cycle occupied by each inst...
weimingqiang Embedded System
cyclone v HPS中 hard processor system ->SDRAM ->PHY setting
Where does the PLL reference clock frequency in the hard processor system -> SDRAM -> PHY setting in cyclone v HPS come from? FPGA TO HPS SDRAM PLL reference clock is not enabled. I saw from the infor...
free_think FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2523  1537  346  1904  1011  51  31  7  39  21 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号