EEWORLDEEWORLDEEWORLD

Part Number

Search

HG532307F22IDT

Description
Parallel - Fundamental Quartz Crystal, 30.72MHz Nom, ROHS COMPLIANT PACKAGE-2
CategoryPassive components    Crystal/resonator   
File Size94KB,2 Pages
ManufacturerCTS
Environmental Compliance
Download Datasheet Parametric View All

HG532307F22IDT Overview

Parallel - Fundamental Quartz Crystal, 30.72MHz Nom, ROHS COMPLIANT PACKAGE-2

HG532307F22IDT Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerCTS
package instructionROHS COMPLIANT PACKAGE-2
Reach Compliance Codecompliant
Other featuresAT-CUT; TAPE AND REEL
Ageing5 PPM/YEAR
Crystal/Resonator TypePARALLEL - FUNDAMENTAL
Drive level10 µW
frequency stability0.002%
frequency tolerance20 ppm
JESD-609 codee4
load capacitance18 pF
Manufacturer's serial numberHG532
Installation featuresSURFACE MOUNT
Nominal operating frequency30.72 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
physical sizeL5.0XB3.2XH1.3 (mm)/L0.197XB0.126XH0.051 (inch)
Series resistance50 Ω
surface mountYES
Terminal surfaceGold (Au) - with Nickel (Ni) barrier
Base Number Matches1
Crystal – Industrial Electronics
FEATURES
Standard 5.0mm x 3.2mm Glass Seal Package
Fundamental Crystal Design
Frequency Range 8 – 40 MHz Fundamental, 24 – 120 MHz 3
rd
Overtone
Frequency Tolerance; ±20 ppm, ±30 ppm and ± 50 ppm
Frequency Stability, reference Ordering Information
Operating Temperature, -40°C to +125°C standard
Tape & Reel Packaging Standard, EIA-481
RoHS Compliant in Accordance with EU Directive 2011/65/EU
- Lead-Free Termination Finish
- Exemption 7(c)-I, Electrical and electronic components containing lead [Pb] in glass
Model HG532
APPLICATIONS
Model HG532 is a low cost crystal developed for use in industrial applications requiring
extended temperature ranges.
ORDERING INFORMATION
HG532
FREQUENCY
Product Frequency Code
[Refer to document 016-1454-0.]
PACKAGING OPTIONS
T - 1k pcs./reel
R - 3k pcs./reel
LOAD CAPACITANCE
A = 10 pF
G = 30 pF
B = 13 pF
H = 32 pF
C = 16 pF
J = 9 pF
D = 18 pF
K = 8 pF
E = 20 pF
L = 12 pF
F = 24 pF
S = Series
TEMPERATURE RANGE OPTIONS
I = -40°C to +85°C
[All Stability Codes]
G = -40°C to +105°C
[Stability Code 3, 5, 6, 7]
H = -40°C to +125°C
[Stability Code 5, 6, 7]
N = -40°C to +150°C
[Stability Code 6, 7]
MODE OF OSCILLATION
F = Fundamental
T = 3
rd
Overtone
FREQUENCY TOLERANCE @ 25°C
2 = ± 20 ppm
3 = ± 30 ppm
5 = ± 50 ppm
STABILITY TOLERANCE
Over Operating Temperature Range
(Referenced to 25°C Reading)
X = ± 15 ppm
2 = ± 20 ppm
3 = ± 30 ppm
5 = ± 50 ppm
6 = ± 100 ppm
7 = ± 150 ppm
Not all performance combinations and frequencies may be available.
Contact your local CTS Representative or CTS Customer Service for availability.
PACKAGING INFORMATION
DIMENSIONS IN MILLIMETERS
[Reference]
17.5
Ø13.5
2.0
Device quantity is 1k pcs. minimum and 3k pcs. maximum per 180mm reel.
4.0
8.0
Ø1.50
1.75
1.95
120°
Ø60
Ø180
5.40
12.0
Ø21.4
3.5
DIRECTION OF FEED
Document No. 008-0376-0
Page 1- 2
Rev. A
www.ctscorp.com
Seeking FPGA Engineer
AOC Display Technology is recruiting FPGA engineers with excellent remuneration!Recommendations or self-recommendations are welcome!Contact information: QQ: 11719254 Tel: 0592-3787722...
xiaocong0422 Recruitment
Displacement Sensors
Excuse me, is there a displacement sensor that is small in size, has a measurement range of 0-5mm, and a measurement accuracy of 0.1mm?...
lxz_123 Sensor
The problem of resistance
Color ring resistor value converter Resistor color ring to resistance value comparison table 4 color ring resistors use 3 color rings to indicate resistance value. The first two rings represent effect...
wujun123 Analog electronics
FPGA implementation algorithm
Have you ever used FPGA to implement image algorithms? It feels so laborious, writing HDL code is so laborious, and the simulation results are not good. How do you do it? What do you think?...
zleiqw FPGA/CPLD
ADA4937
Has anyone used ADA4937? I wonder if I can get an evaluation board from ADI. I want to improve the front-end circuit of AD9286....
lan54160 ADI Reference Circuit
Verilog Problems
I have written a four-bit unsigned adder in Verilog. The simulation of the test signal is fine, but the simulation of the main program cannot be simulated. I don't know if it is a problem with the cal...
fengyiyong FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2857  2840  1302  2448  1725  58  27  50  35  15 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号