530HA649M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530HA649M000DGR

530HA649M000DGR: DescriptionCMOS/TTL Output Clock Oscillator, 649MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530HA649M000DGR Overview

CMOS/TTL Output Clock Oscillator, 649MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530HA649M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	649 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Automobile electronic fuel-saving circuit (2)

Novel crane copper sliding contact line protection circuit_2

Anti-common mode transient interference circuit

Simple hydraulic generator braking circuit

5A regulated power supply circuit composed of LM340T integrated voltage regulator (powering TTL integrated circuits)

TTL crystal calibrator

My tenth experiment in learning FPGA from scratch (record): [i=s]This post was last edited by ihalin on 2016-8-22 12:35[/i] I just happened to have a high-speed AD/DA module, and used Zircon A4 to drive it to generate sine waves. It was almost moldy in my hand...; ihalin FPGA/CPLD

Life Path Circuit Diagram: I just saw a circuit diagram of the road of life, and I thought it was a bit humorous. I transferred the diagram here. Hehe, friends and restaurants are resonant circuits, which are necessary whether ...; qwqwqw2088 Talking

Wi-Fi test software: Hardware: PXA310+sido8686: System wince6.0The wifi has been debugged and can connect to the Internet normally.Now the entire terminal has gone through unauthorized certification.Wi-Fi needs to test pa...; dragoniye Embedded System

[RTT & Renesas high performance CPK-RA6M4] 4. SPI drive OLED evaluation: [i=s]This post was last edited by kit7828 on 2022-6-2 10:34[/i]1. Development board hardware functions and peripherals introduction From the description of SPI in the hardware manual of Renesas RA6M4,...; kit7828 Renesas Electronics MCUs

8*8*8 light cube program and hardware principle based on 51 single chip microcomputer: Light cube source program and welding method of STC12F2K60S2...; FLY--小强 51mcu

How can I quantify the change in resistance value due to the heat generated by the circuit?: The potentiometer I use has a resistance range of 0~50Ω and a temperature coefficient of 100ppm/℃. It is generally powered on for 24 hours under working conditions, and the working current is calculat...; blue777777 PCB Design

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components