EEWORLDEEWORLDEEWORLD

Part Number

Search

72615L20JI

Description
Bi-Directional FIFO, 1KX18, 10ns, Synchronous, CMOS, PQCC68, PLASTIC, LCC-68
Categorystorage    storage   
File Size171KB,17 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric View All

72615L20JI Overview

Bi-Directional FIFO, 1KX18, 10ns, Synchronous, CMOS, PQCC68, PLASTIC, LCC-68

72615L20JI Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerIDT (Integrated Device Technology)
Parts packaging codeLCC
package instructionPLASTIC, LCC-68
Contacts68
Reach Compliance Codenot_compliant
ECCN codeEAR99
Maximum access time10 ns
Maximum clock frequency (fCLK)50 MHz
period time20 ns
JESD-30 codeS-PQCC-J68
JESD-609 codee0
length24.2062 mm
memory density18432 bit
Memory IC TypeBI-DIRECTIONAL FIFO
memory width18
Humidity sensitivity level1
Number of functions1
Number of terminals68
word count1024 words
character code1000
Operating modeSYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize1KX18
ExportableYES
Package body materialPLASTIC/EPOXY
encapsulated codeQCCJ
Encapsulate equivalent codeLDCC68,1.0SQ
Package shapeSQUARE
Package formCHIP CARRIER
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)225
power supply5 V
Certification statusNot Qualified
Maximum seat height4.57 mm
Maximum slew rate0.23 mA
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTin/Lead (Sn85Pb15)
Terminal formJ BEND
Terminal pitch1.27 mm
Terminal locationQUAD
Maximum time at peak reflow temperature30
width24.2062 mm
Base Number Matches1
CMOS SyncBiFIFO
TM
256 x 18 x 2
512 x 18 x 2
FEATURES:
IDT72605
IDT72615
DESCRIPTION:
The IDT72605 and IDT72615 are very high-speed, low-power bidirec-
tional First-In, First-Out (FIFO) memories, with synchronous interface for fast
read and write cycle times. The SyncBiFIFO™ is a data buffer that can store
or retrieve information from two sources simultaneously. Two Dual-Port FIFO
memory arrays are contained in the SyncBiFIFO; one data buffer for each
direction.
The SyncBiFIFO has registers on all inputs and outputs. Data is only
transferred into the I/O registers on clock edges, hence the interfaces are
synchronous. Each Port has its own independent clock. Data transfers to the
I/O registers are gated by the enable signals. The transfer direction for each
port is controlled independently by a read/write signal. Individual output enable
signals control whether the SyncBiFIFO is driving the data lines of a port or
whether those data lines are in a high-impedance state.
Bypass control allows data to be directly transferred from input to output
register in either direction.
The SyncBiFIFO has eight flags. The flag pins are Full, Empty, Almost-Full,
and Almost-Empty for both FIFO memories. The offset depths of the Almost-Full
and Almost-Empty flags can be programmed to any location.
The SyncBiFIFO is fabricated using IDT’s high-speed, submicron CMOS
technology.
Two independent FIFO memories for fully bidirectional data
transfers
256 x 18 x 2 organization (IDT72605)
512 x 18 x 2 organization (IDT72615)
Synchronous interface for fast (20ns) read and write cycle times
Each data port has an independent clock and read/write control
Output enable is provided on each port as a three-state control
of the data bus
Built-in bypass path for direct data transfer between two ports
Two fixed flags, Empty and Full, for both the A-to-B and the B-
to-A FIFO
Programmable flag offset can be set to any depth in the FIFO
The synchronous BiFIFO is packaged in a 64-pin TQFP (Thin
Quad Flatpack) and 68-pin PLCC
°
°
Industrial temperature range (–40°C to +85°C)
Green parts available, see ordering information
FUNCTIONAL BLOCK DIAGRAM
D
A0
-D
A17
EN
A
R/W
A
OE
A
HIGH
Z
CONTROL
CLK
A
INPUT REGISTER
OUTPUT REGISTER
MUX
MEMORY
ARRAY
512 x 18
256 x 18
MUX
MEMORY
ARRAY
512 x 18
256 x 18
RESET
LOGIC
RS
CS
A
A
2
A
1
A
0
EF
AB
PAE
AB
PAF
AB
FF
AB
µP
INTERFACE
FLAG
LOGIC
FLAG
LOGIC
EF
BA
PAE
BA
PAF
BA
FF
BA
3
7
POWER
SUPPLY
INPUT REGISTER
V
CC
GND
CLK
B
HIGH
Z
CONTROL
OUTPUT REGISTER
OE
B
R/W
B
EN
B
BYP
B
D
B0
-D
B17
2704 drw 01
IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc. The SyncBiFIFO is a trademark of Integrated Device Technology, Inc.
INDUSTRIAL TEMPERATURE RANGE
FEBRUARY 2009
DSC-2704/9
1
©2009
Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.
Share my creativity
The 2014 4th China Educational Robot Competition has ended. I came back from Hunan and rested for a few days. I feel relaxed. I worked all night for three consecutive nights in the later stage of the ...
dj狂人 Robotics Development
Is this chip gone or has it been renamed because it is too old?
This chip has not been found. Does anyone know what it will be called after the name is changed? If it is discontinued, what should be used to replace it?...
S3S4S5S6 Analog electronics
How to shield the voltage and interrupt IQR of NRF24L01 wireless module?
In the system composed of NRF24L01 module and 51 MCU, the voltage of NRF24L01 is 3.3V, but after writing the MCU program, the voltage VCC of NRF24L01 is about 1V. Why? What's wrong? How to shield the ...
chengbo6277 Integrated technical exchanges
Please advise on the memory configuration in wince's config.bib
In the config.bib configuration file, there is a memory field that can be used to configure memory allocation: for RAMIMAGE type memory, after NK is decompressed, the system files will be placed in th...
young_758 Embedded System
Switching Regulator ADP5090
Switching Regulator ADP5090 Ultra-Low Power Boost Regulator with Integrated MPPT and Charge Management Quick Links Data Sheet PDF User Guides PDF Technical Articles PDF Design Tools View Full ADP5090 ...
damiaa ADI Reference Circuit
TJA1050 High-Speed CAN Transceiver
TJA1050 High-speed CAN transceiver This article introduces in detail the method of using another chip of high-speed CAN transceiver using TJA1050...
rain Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 968  94  223  1983  2851  20  2  5  40  58 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号