5962-3826701MYX datasheet, PDF

Datasheet> All Categories > storage> storage> 5962-3826701MYX

5962-3826701MYX: DescriptionEEPROM, 128KX8, 250ns, Parallel, CMOS, CQCC44; Categorystorage storage; File Size435KB，17 Pages; ManufacturerMicrochip; Websitehttps://www.microchip.com

Download Datasheet Parametric View All

5962-3826701MYX Overview

EEPROM, 128KX8, 250ns, Parallel, CMOS, CQCC44

5962-3826701MYX Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Microchip
package instruction	QCCN,
Reach Compliance Code	compliant
ECCN code	3A001.A.2.C
Maximum access time	250 ns
Other features	AUTOMATIC WRITE; DATA RETENTION: 10 YEARS
Data retention time - minimum	10
JESD-30 code	S-CQCC-N44
JESD-609 code	e0
length	16.55 mm
memory density	1048576 bit
Memory IC Type	EEPROM
memory width	8
Number of functions	1
Number of terminals	44
word count	131072 words
character code	128000
Operating mode	ASYNCHRONOUS
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
organize	128KX8
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	QCCN
Package shape	SQUARE
Package form	CHIP CARRIER
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Programming voltage	5 V
Certification status	Not Qualified
Filter level	MIL-STD-883
Maximum seat height	2.74 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	NO LEAD
Terminal pitch	1.27 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED
width	16.55 mm
Maximum write cycle time (tWC)	10 ms
Base Number Matches	1

Preview

Download Datasheet

View All

Features

•

Fast Read Access Time - 120 ns

•

Automatic Page Write Operation

– Internal Address and Data Latches for 128-Bytes

– Internal Control Timer

Fast Write Cycle Time

– Page Write Cycle Time - 10 ms Maximum

– 1 to 128-Byte Page Write Operation

Low Power Dissipation

– 80 mA Active Current

– 300µA CMOS Standby Current

Hardware and Software Data Protection

DATA Polling for End of Write Detection

High Reliability CMOS Technology

– Endurance: 10

or 10

Cycles

– Data Retention: 10 Years

Single 5V



10% Supply

CMOS and TTL Compatible Inputs and Outputs

JEDEC Approved Byte-Wide Pinout

•

AT28C010 Mil

•

1-Megabit

(128K x 8)

Paged Parallel

EEPROMs

AT28C010

Military

(continued)

32 LCC

Top View

A12

A15

A16

VCC

•

Pin Configuration

Pin Name

A0 - A16

I/O0 - I/O7

Function

Addresses

Chip Enable

Output Enable

Write Enable

Data Inputs/Outputs

No Connect

44 LCC

Top View

A15

A16

VCC

A14

CERDIP, FLATPACK

Top View

A16

A15

A12

I/O0

I/O1

I/O2

GND

VCC

A14

A13

A11

A10

I/O7

I/O6

I/O5

I/O4

I/O3

I/O0

I/O1

I/O2

VSS

I/O3

I/O4

I/O5

I/O6

I/O7

A12

A13

A11

A10

I/O1

I/O2

GND

I/O3

I/O4

I/O5

I/O6

I/O0

A14

A13

A11

A10

I/O7

PGA

Top View

Atmel-0010I-PEEPR-AT28C010-Datasheet_062015

Description

The AT28C010 is a high-performance Electrically Erasable and Programmable Read Only Mem-

ory. Its one megabit of memory is organized as 131,072 words by 8 bits. Manufactured with

Atmel’s advanced nonvolatile CMOS technology, the device offers access times to 120 ns with

power dissipation of just 440 mW. When the device is deselected, the CMOS standby current is

less than 300A.

The AT28C010 is accessed like a Static RAM for the read or write cycle without the need for

external components. The device contains a 128-byte page register to allow writing of up to 128-

bytes simultaneously. During a write cycle, the address and 1 to 128-bytes of data are internally

latched, freeing the address and data bus for other operations. Following the initiation of a write

cycle, the device will automatically write the latched data using an internal control timer. The end

of a write cycle can be detected by DATA POLLING of I/O7. Once the end of a write cycle has

been detected a new access for a read or write can begin.

Atmel's 28C010 has additional features to ensure high quality and manufacturability. The device

utilizes internal error correction for extended endurance and improved data retention character-

istics. An optional software data protection mechanism is available to guard against inadvertent

writes. The device also includes an extra 128-bytes of EEPROM for device identification or

tracking.

Block Diagram

Absolute Maximum Ratings*

Temperature Under Bias ............................... -55°C to +125°C

Storage Temperature..................................... -65°C to +150°C

All Input Voltages

(including NC Pins)

with Respect to Ground ...................................-0.6V to +6.25V

All Output Voltages

with Respect to Ground .............................-0.6V to V

+ 0.6V

Voltage on OE and A9

with Respect to Ground ...................................-0.6V to +13.5V

*NOTICE:

Stresses beyond those listed under “Absolute

Maximum Ratings” may cause permanent dam-

age to the device. This is a stress rating only and

functional operation of the device at these or any

other conditions beyond those indicated in the

operational sections of this specification is not

implied. Exposure to absolute maximum rating

conditions for extended periods may affect device

reliability.

AT28C010 Military

Atmel-0010I-PEEPR-AT28C010-Datasheet_062015

AT28C010 Military

Device Operation

READ:

The AT28C010 is accessed like a Static RAM. When CE and OE are low and WE is

high, the data stored at the memory location determined by the address pins is asserted on the

outputs. The outputs are put in the high impedance state when either CE or OE is high. This

dual-line control gives designers flexibility in preventing bus contention in their system.

BYTE WRITE:

A low pulse on the WE or CE input with CE or WE low (respectively) and OE high

initiates a write cycle. The address is latched on the falling edge of CE or WE, whichever occurs

last. The data is latched by the first rising edge of CE or WE. Once a byte write has been started

it will automatically time itself to completion. Once a programming operation has been initiated

and for the duration of t

, a read operation will effectively be a polling operation.

PAGE WRITE:

The page write operation of the AT28C010 allows 1 to 128-bytes of data to be

written into the device during a single internal programming period. A page write operation is ini-

tiated in the same manner as a byte write; the first byte written can then be followed by 1 to 127

additional bytes. Each successive byte must be written within 150s (t

BLC

) of the previous byte.

If the t

BLC

limit is exceeded the AT28C010 will cease accepting data and commence the internal

programming operation. All bytes during a page write operation must reside on the same page

as defined by the state of the A7 - A16 inputs. For each WE high to low transition during the

page write operation, A7 - A16 must be the same.

The A0 to A6 inputs are used to specify which bytes within the page are to be written. The bytes

may be loaded in any order and may be altered within the same load period. Only bytes which

are specified for writing will be written; unnecessary cycling of other bytes within the page does

not occur.

DATA POLLING:

The AT28C010 features DATA Polling to indicate the end of a write cycle.

During a byte or page write cycle an attempted read of the last byte written will result in the com-

plement of the written data to be presented on I/O7. Once the write cycle has been completed,

true data is valid on all outputs, and the next write cycle may begin. DATA Polling may begin at

anytime during the write cycle.

TOGGLE BIT:

In addition to DATA Polling the AT28C010 provides another method for determin-

ing the end of a write cycle. During the write operation, successive attempts to read data from

the device will result in I/O6 toggling between one and zero. Once the write has completed, I/O6

will stop toggling and valid data will be read. Reading the toggle bit may begin at any time during

the write cycle.

DATA PROTECTION:

If precautions are not taken, inadvertent writes may occur during transi-

tions of the host system power supply. Atmel has incorporated both hardware and software fea-

tures that will protect the memory against inadvertent writes.

HARDWARE PROTECTION:

Hardware features protect against inadvertent writes to the

AT28C010 in the following ways: (a) V

sense - if V

is below 3.8V (typical) the write function

is inhibited; (b) V

power-on delay - once V

has reached 3.8V the device will automatically

time out 5 ms (typical) before allowing a write: (c) write inhibit - holding any one of OE low, CE

high or WE high inhibits write cycles; (d) noise filter - pulses of less than 15 ns (typical) on the

WE or CE inputs will not initiate a write cycle.

SOFTWARE DATA PROTECTION:

A software controlled data protection feature has been

implemented on the AT28C010. When enabled, the software data protection (SDP), will prevent

inadvertent writes. The SDP feature may be enabled or disabled by the user; the AT28C010 is

shipped from Atmel with SDP disabled.

SDP is enabled by the host system issuing a series of three write commands; three specific

bytes of data are written to three specific addresses (refer to Software Data Protection Algo-

rithm). After writing the 3-byte command sequence and after t

the entire AT28C010 will be

protected against inadvertent write operations. It should be noted, that once protected the host

may still perform a byte or page write to the AT28C010. This is done by preceding the data to be

written by the same 3-byte command sequence used to enable SDP.

Atmel-0010I-PEEPR-AT28C010-Datasheet_062015

Recommended Resources

The internal circuit principle of uPC1892

Capacitor charge pump circuit diagram composed of two ICs

LM3911 (alarm and automatic control equipment) single-chip temperature control circuit

Automatic control solenoid valve commutation and pressurization drive circuit

Simple hole detector circuit

Wireless remote control/touch dimming circuit (RCM1A/RCM1B)

Radio Design Considerations for EDGE Cell Phones: EDGE (Enhanced Data Rates for GSM Evolution) is a standard for providing high-speed data services over existing GSM mobile phone networks. As the name implies, EDGE is based on the widely deployed GSM...; JasonYoo RF/Wirelessly

Current sourcing and current sinking help!!!: 1: If the LED is lit by the pull-up resistor method, then when the i/0 is low, the current will flow into the MUC due to bypass. Assuming the resistor is 1K LED2V, (5)/1000 = 5ma. If all 32 I/0 ports ...; 刘W杰 51mcu

Circuit stability: Problem Description zzz has a circuit with n components. It is known that the probability of component i being damaged and disconnected is Pi (i=1,2,…,n,0#include#include#includeusing namespace std;st...; Jacktang Analogue and Mixed Signal

Should I choose 23 or just 3? I was anxious when I was putting together the 99SE board.: 2 keep net nr 3. dupicate design 23 or only 3??? 99SE when assembling...; 消防 51mcu

I recently started to develop under WinCE. I don't know which development tool is better!: As of now, do you think it is better to use VC in vs2005 or .net Lite? Or evc4 or even evb? I don't know which one is better. I am not familiar with VC, but I am quite familiar with VB. I wonder if th...; tigerlikes Embedded System

When debugging a program with JT-LINK simulation, a message appears saying that CORTEX-M cannot be found after just a few minutes of debugging. What is the reason?: When using JT-LINK to simulate and debug the program, after just a few minutes of debugging, a prompt appears that CORTEX-M cannot be found. What is the reason? The code has been debugged for a long t...; 深圳小花 MCU

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components