EEWORLDEEWORLDEEWORLD

Part Number

Search

A1425A-CQ132BX8

Description
Field Programmable Gate Array, 310 CLBs, 2500 Gates, 100MHz, CMOS, CQFP132, CERAMIC, QFP-132
CategoryProgrammable logic devices    Programmable logic   
File Size489KB,68 Pages
ManufacturerMicrosemi
Websitehttps://www.microsemi.com
Download Datasheet Parametric View All

A1425A-CQ132BX8 Overview

Field Programmable Gate Array, 310 CLBs, 2500 Gates, 100MHz, CMOS, CQFP132, CERAMIC, QFP-132

A1425A-CQ132BX8 Parametric

Parameter NameAttribute value
package instructionQFF,
Reach Compliance Codeunknown
ECCN code3A001.A.2.C
Other featuresMAX 100 I/OS
maximum clock frequency100 MHz
Combined latency of CLB-Max3.5 ns
JESD-30 codeS-CQFP-F132
length24.13 mm
Configurable number of logic blocks310
Equivalent number of gates2500
Number of terminals132
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
organize310 CLBS, 2500 GATES
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeQFF
Package shapeSQUARE
Package formFLATPACK
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Certification statusNot Qualified
Filter levelMIL-STD-883 Class B
Maximum seat height2.9464 mm
Maximum supply voltage5.5 V
Minimum supply voltage4.5 V
Nominal supply voltage5 V
surface mountYES
technologyCMOS
Temperature levelMILITARY
Terminal formFLAT
Terminal pitch0.635 mm
Terminal locationQUAD
width24.13 mm
Base Number Matches1
Accelerator Series FPGAs
– ACT
3 Family
Fe atur es
• Replaces up to twenty 32 macro-cell CPLDs
• Replaces up to one hundred 20-pin PAL
®
Packages
• Up to 1153 Dedicated Flip-Flops
• VQFP, TQFP, BGA, and PQFP Packages
• Nonvolatile, User Programmable
• Fully Tested Prior to Shipment
• 5.0V and 3.3V Versions
• Optimized for Logic Synthesis Methodologies
• Low-power CMOS Technology
A1415
1,500
3,750
40
15
200
104
96
264
80
100
84
100
100
108 MHz
63 MHz
110 MHz
250 MHz
250 MHz
7.5 ns
A1425
2,500
6,250
60
25
310
160
150
360
100
133
84
100, 160
100
132
108 MHz
63 MHz
110 MHz
250 MHz
250 MHz
7.5 ns
A1440
4,000
10,000
100
40
564
288
276
568
140
175
84
160
100
176
100 MHz
63 MHz
110 MHz
250 MHz
250 MHz
8.5 ns
A1460
6,000
15,000
150
60
848
432
416
768
168
207
160, 208
176
225
196
97 MHz
63 MHz
110 MHz
200 MHz
200 MHz
9.0 ns
A14100
10,000
25,000
250
100
1,377
697
680
1,153
228
257
208
313
256
93 MHz
63 MHz
105 MHz
200 MHz
200 MHz
9.5 ns
• Up to 10,000 Gate Array Equivalent Gates
(up to 25,000 equivalent PLD Gates)
• Highly Predictable Performance with 100% Automatic
Placement and Routing
• 7.5 ns Clock-to-Output Times
• Up to 250 MHz On-Chip Performance
• Up to 228 User-Programmable I/O Pins
• Four Fast, Low-Skew Clock Networks
• More than 500 Macro Functions
Device
Capacity
Gate Array Equivalent Gates
PLD Equivalent Gates
TTL Equivalent Packages (40 gates)
20-Pin PAL Equivalent Packages (100 gates)
Logic Modules
S-Module
C-Module
Dedicated Flip-Flops
1
User I/Os (maximum)
Packages
2
(by pin count)
CPGA
PLCC
PQFP
RQFP
VQFP
TQFP
BGA
CQFP
Performance
3
(maximum, worst-case commercial)
Chip-to-Chip
4
Accumulators (16-bit)
Loadable Counter (16-bit)
Prescaled Loadable Counters (16-bit)
Datapath, Shift Registers
Clock-to-Output (pad-to-pad)
Notes:
1. One flip-flop per S-Module, two flip-flops per I/O-Module.
2. See product plan on page 1-178 for package availability.
3. Based on A1415A-3, A1425A-3, A1440B-3, A1460B-3, and A14100B-3.
4. Clock-to-Output + Setup
S e p t e m b e r 19 9 7
1-175
© 1997 Actel Corporation

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1651  2123  2143  2172  2049  34  43  44  42  7 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号