EEWORLDEEWORLDEEWORLD

Part Number

Search

PS-702-EDT-SABN669M326600

Description
SAW Oscillator, 669.3266MHz Nom, ROHS COMPLIANT, HERMETIC SEALED, LEADLESS, CERAMIC, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size1MB,7 Pages
ManufacturerVectron International, Inc.
Websitehttp://www.vectron.com/
Environmental Compliance
Download Datasheet Parametric View All

PS-702-EDT-SABN669M326600 Overview

SAW Oscillator, 669.3266MHz Nom, ROHS COMPLIANT, HERMETIC SEALED, LEADLESS, CERAMIC, SMD, 6 PIN

PS-702-EDT-SABN669M326600 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerVectron International, Inc.
package instructionDILCC6,.2
Reach Compliance Codecompliant
Other featuresTRI-STATE; ENABLE/DISABLE FUNCTION; COMPLIMENTARY OUTPUT
maximum descent time0.5 ns
frequency tolerance100 ppm
JESD-609 codee4
Installation featuresSURFACE MOUNT
Number of terminals6
Nominal operating frequency669.3266 MHz
Maximum operating temperature70 °C
Minimum operating temperature
Oscillator typeSAW OSCILLATOR
Output compatibilityLVDS
Package body materialCERAMIC
Encapsulate equivalent codeDILCC6,.2
physical size7.49mm x 5.08mm x 2.13mm
longest rise time0.5 ns
Maximum slew rate70 mA
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry45/55 %
Terminal surfaceGold (Au) - with Nickel (Ni) barrier
Base Number Matches1
PS-702
SAW Based Clock Oscillator
Former Part Number SO-720
PS-702
Description
The PS-702 is a SAW Based Clock Oscillator that achieves low phase noise and very low jitter performance.
The PS-702 is housed in an industry standard 6-Pad leadless ceramic package that is hermetically sealed. Packaging options
include bulk or tape and reel.
Features
Industry Standard Package, 5.0 x 7.5 x 2.0 mm
ASIC Technology For Ultra Low Jitter
0.100 ps-rms typical across 12 kHz to 20 MHz BW
0.120 ps-rms typical across 50 kHz to 80 MHz BW
Output Frequencies from 150 MHz to 1 GHz
3.3 V Operation
LV-PECL or LVDS Con guration with Fast Transition Times
Complementary Outputs
Output Disable Feature
Improved Temperature Stability over Standard SAW XO
Product is free of lead and compliant to EC RoHS Directive
Applications
Reference Clock for Wired and Wireless Products
Description
Standard
1-2-4 Gigabit Fibre Channel
10 Gigabit Fibre Channel
10GbE LAN / WAN
OC-192
SONET / SDH
INCITS 352-2002
INCITS 364-2003
IEEE 802.3ae
ITU-T G.709
GR-253-CORE Issue4
Block Diagram
Vcc
COutput
Output
BAW
SAW
Vc
OD
Page1 of 7
Gnd
I share a small program: using CPLD to scan the key matrix
A few days ago, there was a discussion about buttons. I have a small program that uses CPLD to scan the button matrix. I would like to share it with you. Let me briefly explain this program. The progr...
kata MCU
Does this count as normalizing the current sampling?
Ifb = ((AdcResult.ADCRESULT1<<12) - _IQ(0.5))<<1; //Current sampling value is (-0.5~0.5)*2 becomes -1~+1...
张锋 Microcontroller MCU
Forward: Why did I leave ARM and join MIPS? 
The author of this article is Fei Zeping, former technical marketing manager of ARM.When I submitted my resignation letter a few weeks ago, many friends expressed their understanding. They all knew th...
itneers Talking about work
Play with pyboardCN V2 - Comparison with Nano board
[i=s]This post was last edited by lehuijie on 2018-6-28 23:28[/i] I received the board two or three days ago. I started writing the review late because I had something to do recently. Thanks to d for ...
lehuijie MicroPython Open Source section
[Teardown] Apple Watch Series 6, with a bigger battery, thinner ceramic and sapphire casings, stronger and more wear-resistant!
iFixit, a well-known foreign disassembly organization, has shared a detailed disassembly of the newly released Apple Watch Series 6 this year. Let's take a look at it together today.Comparison between...
btty038 Talking
FPGA/CPLD digital circuit design experience sharing
1 Several basic concepts in digital circuit design: 1.1 Setup time and hold time: Setup time refers to the time when data is stable and unchanged before the rising edge of the trigger clock signal arr...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 566  58  2929  49  980  12  2  59  1  20 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号