EEWORLDEEWORLDEEWORLD

Part Number

Search

5962R9578201VCC

Description
HC/UH SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP14
Categorylogic    logic   
File Size174KB,9 Pages
ManufacturerRenesas Electronics Corporation
Websitehttps://www.renesas.com/
Download Datasheet Parametric Compare View All

5962R9578201VCC Overview

HC/UH SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP14

5962R9578201VCC Parametric

Parameter NameAttribute value
Parts packaging codeDIP
package instructionDIP, DIP14,.3
Contacts14
Reach Compliance Codeunknown
seriesHC/UH
JESD-30 codeR-CDIP-T14
JESD-609 codee4
length19.43 mm
Load capacitance (CL)50 pF
Logic integrated circuit typeD FLIP-FLOP
MaximumI(ol)0.004 A
Number of digits1
Number of functions2
Number of terminals14
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Output polarityCOMPLEMENTARY
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDIP
Encapsulate equivalent codeDIP14,.3
Package shapeRECTANGULAR
Package formIN-LINE
power supply5 V
Prop。Delay @ Nom-Sup32 ns
propagation delay (tpd)32 ns
Certification statusNot Qualified
Filter level38535V;38534K;883S
Maximum seat height5.08 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelMILITARY
Terminal surfaceGOLD
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
total dose100k Rad(Si) V
Trigger typePOSITIVE EDGE
width7.62 mm
Base Number Matches1
HCS74MS
September 1995
Radiation Hardened Dual-D
Flip-Flop with Set and Reset
Pinouts
14 LEAD CERAMIC DUAL-IN-LINE
METAL SEAL PACKAGE (SBDIP)
MIL-STD-1835 CDIP2-T14, LEAD FINISH C
TOP VIEW
R1N 1
D1 2
CP1 3
S1N 4
Q1 5
Q1N 6
GND 7
14 VCC
13 R2N
12 D2
11 CP2
10 S2N
9 Q2
8 Q2N
Features
• 3 Micron Radiation Hardened SOS CMOS
• Total Dose 200K RAD (Si)
• SEP Effective LET No Upsets: >100 MEV-cm
2
/mg
• Single Event Upset (SEU) Immunity < 2 x 10
-9
Errors/
Bit-Day (Typ)
• Dose Rate Survivability: >1 x 10
12
RAD (Si)/s
• Dose Rate Upset >10
10
RAD (Si)/s 20ns Pulse
• Latch-Up Free Under Any Conditions
• Military Temperature Range: -55
o
C to +125
o
C
• Significant Power Reduction Compared to LSTTL ICs
• DC Operating Voltage Range: 4.5V to 5.5V
• Input Logic Levels
- VIL = 30% of VCC Max
- VIH = 70% of VCC Min
• Input Current Levels Ii
5µA at VOL, VOH
14 LEAD CERAMIC METAL SEAL
FLATPACK PACKAGE (FLATPACK)
MIL-STD-1835 CDFP3-F14, LEAD FINISH C
TOP VIEW
R1
D1
CP1
S1
Q1
Q1
GND
1
2
3
4
5
6
7
14
13
12
11
10
9
8
VCC
R2
D2
CP2
S2
Q2
Q2
Description
The Intersil HCS74MS is a Radiation Hardened positive
edge triggered flip-flop with set and reset.
The HCS74MS utilizes advanced CMOS/SOS technology to
achieve high-speed operation. This device is a member of
radiation hardened, high-speed, CMOS/SOS Logic Family.
The HCS74MS is supplied in a 14 lead Ceramic flatpack
(K suffix) or a SBDIP Package (D suffix).
Ordering Information
PART NUMBER
HCS74DMSR
HCS74KMSR
HCS74D/Sample
HCS74K/Sample
HCS74HMSR
TEMPERATURE RANGE
-55
o
C to +125
o
C
-55
o
C to +125
o
C
+25
o
C
+25
o
C
+25
o
C
SCREENING LEVEL
Intersil Class S Equivalent
Intersil Class S Equivalent
Sample
Sample
Die
PACKAGE
14 Lead SBDIP
14 Lead Ceramic Flatpack
14 Lead SBDIP
14 Lead Ceramic Flatpack
Die
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143 | Copyright © Intersil Corporation 1999
Spec Number
File Number
83
518772
2142.2

5962R9578201VCC Related Products

5962R9578201VCC 5962R9578201VXC
Description HC/UH SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP14 HC/UH SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP14
Parts packaging code DIP DFP
package instruction DIP, DIP14,.3 DFP, FL14,.3
Contacts 14 14
Reach Compliance Code unknown unknown
series HC/UH HC/UH
JESD-30 code R-CDIP-T14 R-CDFP-F14
JESD-609 code e4 e4
length 19.43 mm 9.525 mm
Load capacitance (CL) 50 pF 50 pF
Logic integrated circuit type D FLIP-FLOP D FLIP-FLOP
MaximumI(ol) 0.004 A 0.004 A
Number of digits 1 1
Number of functions 2 2
Number of terminals 14 14
Maximum operating temperature 125 °C 125 °C
Minimum operating temperature -55 °C -55 °C
Output polarity COMPLEMENTARY COMPLEMENTARY
Package body material CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED
encapsulated code DIP DFP
Encapsulate equivalent code DIP14,.3 FL14,.3
Package shape RECTANGULAR RECTANGULAR
Package form IN-LINE FLATPACK
power supply 5 V 5 V
Prop。Delay @ Nom-Sup 32 ns 32 ns
propagation delay (tpd) 32 ns 32 ns
Certification status Not Qualified Not Qualified
Filter level 38535V;38534K;883S 38535V;38534K;883S
Maximum seat height 5.08 mm 2.92 mm
Maximum supply voltage (Vsup) 5.5 V 5.5 V
Minimum supply voltage (Vsup) 4.5 V 4.5 V
Nominal supply voltage (Vsup) 5 V 5 V
surface mount NO YES
technology CMOS CMOS
Temperature level MILITARY MILITARY
Terminal surface GOLD GOLD
Terminal form THROUGH-HOLE FLAT
Terminal pitch 2.54 mm 1.27 mm
Terminal location DUAL DUAL
total dose 100k Rad(Si) V 100k Rad(Si) V
Trigger type POSITIVE EDGE POSITIVE EDGE
width 7.62 mm 6.285 mm
Base Number Matches 1 1

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 777  638  273  1480  2050  16  13  6  30  42 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号