EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

SN74LVC112ADBRG4

Description
Flip Flops Dual Neg Edge Trgerd J K FlipFlop
Categorylogic    logic   
File Size1MB,25 Pages
ManufacturerTexas Instruments
Websitehttp://www.ti.com.cn/
Environmental Compliance
Stay tuned Parametric Compare

SN74LVC112ADBRG4 Online Shopping

Suppliers Part Number Price MOQ In stock  
SN74LVC112ADBRG4 - - View Buy Now

SN74LVC112ADBRG4 Overview

Flip Flops Dual Neg Edge Trgerd J K FlipFlop

SN74LVC112ADBRG4 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerTexas Instruments
Parts packaging codeSOIC
package instructionSSOP, SSOP16,.3
Contacts16
Reach Compliance Codeunknown
seriesLVC/LCX/Z
JESD-30 codeR-PDSO-G16
JESD-609 codee4
length6.2 mm
Load capacitance (CL)50 pF
Logic integrated circuit typeJ-K FLIP-FLOP
Maximum Frequency@Nom-Sup150000000 Hz
MaximumI(ol)0.024 A
Humidity sensitivity level1
Number of digits2
Number of functions2
Number of terminals16
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Output polarityCOMPLEMENTARY
Package body materialPLASTIC/EPOXY
encapsulated codeSSOP
Encapsulate equivalent codeSSOP16,.3
Package shapeRECTANGULAR
Package formSMALL OUTLINE, SHRINK PITCH
method of packingTAPE AND REEL
Peak Reflow Temperature (Celsius)260
power supply3.3 V
Prop。Delay @ Nom-Sup5.9 ns
propagation delay (tpd)7.1 ns
Certification statusNot Qualified
Maximum seat height2 mm
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)1.65 V
Nominal supply voltage (Vsup)1.8 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceNickel/Palladium/Gold (Ni/Pd/Au)
Terminal formGULL WING
Terminal pitch0.65 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
Trigger typeNEGATIVE EDGE
width5.3 mm
minfmax150 MHz

SN74LVC112ADBRG4 Related Products

SN74LVC112ADBRG4 SN74LVC112ADTG4 SN74LVC112APWG4 SN74LVC112APWTG4 SN74LVC112ADRG4 SN74LVC112ANSRG4 SN74LVC112A
Description Flip Flops Dual Neg Edge Trgerd J K FlipFlop Flip Flops Dual Neg Edge Trgerd J K FlipFlop Flip Flops Dual Neg Edge Trgerd J K FlipFlop Flip Flops Dual Neg Edge Trgerd J K FlipFlop Flip Flops Dual Neg Edge Trgerd J K FlipFlop Flip Flops Dual Neg Edge Trgerd J K FlipFlop SN74LVC112A Dual Negative-Edge-Triggered J-K Flip-Flop With Clear And Preset
Is it lead-free? Lead free Lead free Lead free Lead free Lead free Lead free -
Is it Rohs certified? conform to conform to conform to conform to conform to conform to -
Maker Texas Instruments Texas Instruments Texas Instruments Texas Instruments Texas Instruments Texas Instruments -
Parts packaging code SOIC SOIC TSSOP TSSOP SOIC SOIC -
package instruction SSOP, SSOP16,.3 SOP, SOP16,.25 TSSOP, TSSOP16,.25 TSSOP, TSSOP16,.25 SOP, SOP16,.25 SOP, SOP16,.3 -
Contacts 16 16 16 16 16 16 -
Reach Compliance Code unknown unknown unknown unknown unknown unknown -
series LVC/LCX/Z LVC/LCX/Z LVC/LCX/Z LVC/LCX/Z LVC/LCX/Z LVC/LCX/Z -
JESD-30 code R-PDSO-G16 R-PDSO-G16 R-PDSO-G16 R-PDSO-G16 R-PDSO-G16 R-PDSO-G16 -
JESD-609 code e4 e4 e4 e4 e4 e4 -
length 6.2 mm 9.9 mm 5 mm 5 mm 9.9 mm 10.2 mm -
Load capacitance (CL) 50 pF 50 pF 50 pF 50 pF 50 pF 50 pF -
Logic integrated circuit type J-K FLIP-FLOP J-K FLIP-FLOP J-K FLIP-FLOP J-K FLIP-FLOP J-K FLIP-FLOP J-K FLIP-FLOP -
Maximum Frequency@Nom-Sup 150000000 Hz 150000000 Hz 150000000 Hz 150000000 Hz 150000000 Hz 150000000 Hz -
MaximumI(ol) 0.024 A 0.024 A 0.024 A 0.024 A 0.024 A 0.024 A -
Humidity sensitivity level 1 1 1 1 1 1 -
Number of digits 2 2 2 2 2 2 -
Number of functions 2 2 2 2 2 2 -
Number of terminals 16 16 16 16 16 16 -
Maximum operating temperature 85 °C 85 °C 85 °C 85 °C 85 °C 85 °C -
Minimum operating temperature -40 °C -40 °C -40 °C -40 °C -40 °C -40 °C -
Output polarity COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY -
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY -
encapsulated code SSOP SOP TSSOP TSSOP SOP SOP -
Encapsulate equivalent code SSOP16,.3 SOP16,.25 TSSOP16,.25 TSSOP16,.25 SOP16,.25 SOP16,.3 -
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR -
Package form SMALL OUTLINE, SHRINK PITCH SMALL OUTLINE SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE SMALL OUTLINE -
method of packing TAPE AND REEL TAPE AND REEL TUBE TAPE AND REEL TAPE AND REEL TAPE AND REEL -
Peak Reflow Temperature (Celsius) 260 260 260 260 260 260 -
power supply 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V -
Prop。Delay @ Nom-Sup 5.9 ns 5.9 ns 5.9 ns 5.9 ns 5.9 ns 5.9 ns -
propagation delay (tpd) 7.1 ns 7.1 ns 7.1 ns 7.1 ns 7.1 ns 7.1 ns -
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified -
Maximum seat height 2 mm 1.75 mm 1.2 mm 1.2 mm 1.75 mm 2 mm -
Maximum supply voltage (Vsup) 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V -
Minimum supply voltage (Vsup) 1.65 V 1.65 V 1.65 V 1.65 V 1.65 V 1.65 V -
Nominal supply voltage (Vsup) 1.8 V 1.8 V 1.8 V 1.8 V 1.8 V 1.8 V -
surface mount YES YES YES YES YES YES -
technology CMOS CMOS CMOS CMOS CMOS CMOS -
Temperature level INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL -
Terminal surface Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) -
Terminal form GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING -
Terminal pitch 0.65 mm 1.27 mm 0.65 mm 0.65 mm 1.27 mm 1.27 mm -
Terminal location DUAL DUAL DUAL DUAL DUAL DUAL -
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED -
Trigger type NEGATIVE EDGE NEGATIVE EDGE NEGATIVE EDGE NEGATIVE EDGE NEGATIVE EDGE NEGATIVE EDGE -
width 5.3 mm 3.9 mm 4.4 mm 4.4 mm 3.9 mm 5.3 mm -
minfmax 150 MHz 150 MHz 150 MHz 150 MHz 150 MHz 150 MHz -
【About DLP】I hope everyone can come here to talk about the design ideas of DLP
I hope everyone can come here to talk about the design ideas of DLP, so that the forum can help us summarize and submit to TI. However, DLP is very expensive. A cheap set is still 599 US dollars. Belo...
Sur TI Technology Forum
The legendary “?” - Want to know more?
How to solve the problem of thermocouple maintenance and repair According to the national standards and industrial thermocouple maintenance and repair procedures, the problems encountered in the maint...
1718world Sensor
Quartus compilation and USB-BLASTER driver installation problem help
Question 1: After using version 11.1, the crack was successful after installation, but the following error occurred during compilation.Question 2: The following error occurred during driver installati...
boming FPGA/CPLD
Check out the low-cost evaluation board for the ST M4!!
STM32F4DISCOVERY——STM32 F4 experience kit, for quick product evaluation and prototyping. The price is still very good, $14.90. Pictures taken at the press conference. If you are interested, please vis...
soso stm32/stm8
Is the port in high impedance state after STM32 reset?
I used STM32F103C6T6, and added a buffer chip 74LV07 through a port to drive the optocoupler at a low level. I found that sometimes the load of the optocoupler was turned on during the power-on proces...
safeandc stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 549  20  721  1788  954  12  1  15  36  20 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号