SN74HC174DBRE4 datasheet, PDF - EEWORLD Datasheet

SN74HC174DBRE4: DescriptionFlip Flops Hex D-Type Flip-Flop With Clear; Categorylogic logic; File Size1MB，22 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/; Environmental Compliance

Stay tuned Parametric

SN74HC174DBRE4 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	SN74HC174DBRE4	-	-	View	Buy Now

Flip Flops Hex D-Type Flip-Flop With Clear

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Parts packaging code	SOIC
package instruction	SSOP, SSOP16,.3
Contacts	16
Reach Compliance Code	unknown
series	HC/UH
JESD-30 code	R-PDSO-G16
JESD-609 code	e4
length	6.2 mm
Load capacitance (CL)	50 pF
Logic integrated circuit type	D FLIP-FLOP
Maximum Frequency@Nom-Sup	25000000 Hz
MaximumI(ol)	0.004 A
Humidity sensitivity level	1
Number of digits	6
Number of functions	1
Number of terminals	16
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Output polarity	TRUE
Package body material	PLASTIC/EPOXY
encapsulated code	SSOP
Encapsulate equivalent code	SSOP16,.3
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, SHRINK PITCH
method of packing	TAPE AND REEL
Peak Reflow Temperature (Celsius)	260
power supply	2/6 V
propagation delay (tpd)	200 ns
Certification status	Not Qualified
Maximum seat height	2 mm
Maximum supply voltage (Vsup)	6 V
Minimum supply voltage (Vsup)	2 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Trigger type	POSITIVE EDGE
width	5.3 mm
minfmax	29 MHz
Base Number Matches	1

CE5.0 debug version NK compilation error!: I have never used the DEBUG version of NK. Today, after compiling, an error occurred: kitl.lib(ethdbg.obj) : error LNK2001: unresolved external symbol dpCurSettings. This error occurred when compiling...; dm29769671 Embedded System

2009 The saddest year: iSuppli, a market research organization, released a preliminary statistical report on the top 20 semiconductor manufacturers in the world in 2009. Although the entire industry is gloomy, only one of t...; 西点 FPGA/CPLD

Questions about the 2x in-phase proportional operational amplifier composed of OPA380: As shown in the figure, there are two questions: 1. Why is the amplitude-frequency gain in the Bode plot not 6dB, but slightly greater than 6dB (6.02dB, as shown in the blue box in the figure)? Is it ...; xiaxingxing Analog electronics

Increase performance in imaging applications by integrating DSP functions in FPGAs: This article describes the development of an embedded system for a small, high-performance, ultra-low-cost camera. Initially, a digital signal processor, several ASSPs, and external memory were used. ...; lorant FPGA/CPLD

Upload an ST-LINK firmware update software: I found it online. My ST-LINK was very old. The new version of MDK said that my firmware was old. I found this on the Internet. It is now old. I can use ST-LINK under MDK4.6. I dare not keep it to mys...; ddllxxrr stm32/stm8

Helper2416-18——Ninth Bare Metal Part——MMU & Exception Handling Practice + Practice Source Code: [i=s]This post was last edited by yuanlai2010 on 2014-7-23 20:52[/i] [align=center][b][font=楷体, 楷体_GB2312][size=5][color=#0000ff]Nine Parts of Bare Metal - MMU & Exception Handling Practice[/color][/s...; yuanlai2010 Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components