D ts e t
aa h e
R c e t r lc r nc
o h se Ee to is
Ma u a t r dCo o e t
n fc u e
mp n n s
R c e tr b a d d c mp n ns ae
o h se rn e
o oet r
ma ua trd u ig ete dewaes
n fcue sn i r i/ fr
h
p rh s d f m te oiia s p l r
uc a e r
o h r n l u pi s
g
e
o R c e tr waes rce td f m
r o h se
fr e rae r
o
te oiia I. Al rce t n ae
h
r nl P
g
l e rai s r
o
d n wi tea p o a o teOC
o e t h p rv l f h
h
M.
P r aetse u igoiia fcoy
at r e td sn r n la tr
s
g
ts p o rmso R c e tr e eo e
e t rga
r o h se d v lp d
ts s lt n t g aa te p o u t
e t oui s o u rne
o
rd c
me t o e c e teOC d t s e t
es r x e d h
M aa h e.
Qu l yOv riw
ai
t
e ve
• IO- 0 1
S 90
•A 92 cr ct n
S 1 0 et ai
i
o
• Qu l e Ma ua trr Ls (
ai d
n fcues it QML MI- R -
) LP F
385
53
•C a sQ Mitr
ls
lay
i
•C a sVS a eL v l
ls
p c ee
• Qu l e S p l r Ls o D sr uos( L )
ai d u pi s it f it b tr QS D
e
i
•R c e trsacic l u pir oD A a d
o h se i
r ia s p l t L n
t
e
me t aln u t a dD A sa d r s
es lid sr n L tn ad .
y
R c e tr lcrnc , L i c mmi e t
o h se Ee t is L C s o
o
tdo
t
s p ligp o u t ta s t f c so r x e t-
u pyn rd cs h t ai y u tme e p ca
s
t n fr u lya daee u loto eoiial
i s o q ai n r q a t h s r n l
o
t
g
y
s p l db id sr ma ua trr.
u pi
e yn ut
y n fcues
T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e
h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c
g
s
o
a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n
n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -
o
o
isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -
c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a
o
s
g
t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g
i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu
o
a
r xmu ai s
n
ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig
y e a e n rd c c aa tr t , e in smuai , r a l e t .
z o
o
n
© 2 1 R cetr l t n s LC Al i t R sre 0 1 2 1
0 3 ohs E cr i , L . lRg s eevd 7 1 0 3
e e oc
h
T l r m r, l s v iw wrcl . m
o e n oe p ae it w . e c o
a
e
s
o ec
®
EL7202, EL7212, EL7222
Data Sheet
July 3, 2006
FN7282.2
High Speed, Dual Channel Power
MOSFET Drivers
The EL7202, EL7212, EL7222 ICs are matched dual-drivers
that improve the operation of the industry standard DS0026
clock drivers. The Elantec versions are very high speed
drivers capable of delivering peak currents of 2.0 amps into
highly capacitive loads. The high speed performance is
achieved by means of a proprietary “Turbo-Driver” circuit
that speeds up input stages by tapping the wider voltage
swing at the output. Improved speed and drive capability are
enhanced by matched rise and fall delay times. These
matched delays maintain the integrity of input-to-output
pulse-widths to reduce timing errors and clock skew
problems. This improved performance is accompanied by a
10 fold reduction in supply currents over bipolar drivers, yet
without the delay time problems commonly associated with
CMOS devices. Dynamic switching losses are minimized
with non-overlapped drive techniques.
Features
• Industry standard driver replacement
• Improved response times
• Matched rise and fall times
• Reduced clock skew
• Low output impedance
• Low input capacitance
• High noise immunity
• Improved clocking rate
• Low supply current
• Wide operating voltage range
• Pb-Free available (RoHS compliant)
Applications
• Clock/line drivers
• CCD Drivers
• Ultra-sound transducer drivers
• Power MOSFET drivers
• Switch mode power supplies
• Class D switching amplifiers
• Ultrasonic and RF generators
• Pulsed circuits
Pinouts
EL7212
(8-PIN PDIP, SO)
TOP VIEW
EL7222
(8-PIN PDIP, SO)
TOP VIEW
INVERTING
DRIVERS
COMPLEMENTARY
DRIVERS
EL7202
(8-PIN PDIP, SO)
TOP VIEW
NON-INVERTING
DRIVERS
Manufactured under U.S. Patent Nos. 5,334,883, #5,341,047
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 1-888-468-3774
|
Intersil (and design) is a registered trademark of Intersil Americas Inc.
Copyright Intersil Americas Inc. 2003, 2005-2006. All Rights Reserved
All other trademarks mentioned are the property of their respective owners.
EL7202, EL7212, EL7222
Ordering Information
Part Number
EL7202CN
EL7202CS
EL7202CS-T7
EL7202CS-T13
EL7202CSZ
(See Note)
EL7202CSZ-T7
(See Note)
EL7202CSZ-T13
(See Note)
EL7212CN
EL7212CNZ
EL7212CS
EL7212CS-T7
EL7212CS-T13
EL7212CSZ
(See Note)
EL7212CSZ-T7
(See Note)
EL7212CSZ-T13
(See Note)
EL7222CN
EL7222CS
EL7222CS-T7
EL7222CS-T13
EL7222CSZ
(See Note)
EL7222CSZ-T7
(See Note)
EL7222CSZ-T13
(See Note)
PART
MARKING
EL7202CN
7202CS
7202CS
7202CS
7202CSZ
7202CSZ
7202CSZ
EL7212CN
EL7212CN Z
7212CS
7212CS
7212CS
7212CSZ
7212CSZ
7212CSZ
EL7222CN
7222CS
7222CS
7222CS
7222CSZ
7222CSZ
7222CSZ
TAPE &
REEL
-
-
7”
13”
-
7”
13”
-
-
-
7”
13”
-
7”
13”
-
-
7”
13”
-
7”
13”
PACKAGE
8 Ld PDIP
8 Ld SOIC
8 Ld SOIC
8 Ld SOIC
8 Ld SOIC
(Pb-free)
8 Ld SOIC
(Pb-free)
8 Ld SOIC
(Pb-free)
8 Ld PDIP
8 Ld PDIP*
(Pb-free)
8 Ld SOIC
8 Ld SOIC
8 Ld SOIC
8 Ld SOIC
(Pb-free)
8 Ld SOIC
(Pb-free)
8 Ld SOIC
(Pb-free)
8 Ld PDIP
8 Ld SOIC
8 Ld SOIC
8 Ld SOIC
8 Ld SOIC
(Pb-free)
8 Ld SOIC
(Pb-free)
8 Ld SOIC
(Pb-free)
PKG.
DWG. #
MDP0031
MDP0027
MDP0027
MDP0027
MDP0027
MDP0027
MDP0027
MDP0031
MDP0031
MDP0027
MDP0027
MDP0027
MDP0027
MDP0027
MDP0027
MDP0031
MDP0027
MDP0027
MDP0027
MDP0027
MDP0027
MDP0027
NOTE: Intersil Pb-free products employ special Pb-free material sets;
molding compounds/die attach materials and 100% matte tin plate
termination finish, which are RoHS compliant and compatible with both
SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL
classified at Pb-free peak reflow temperatures that meet or exceed the
Pb-free requirements of IPC/JEDEC J STD-020.
*Pb-free PDIPs can be used for through hole wave solder processing
only. They are not intended for use in Reflow solder processing
applications.
2
FN7282.2
July 3, 2006
EL7202, EL7212, EL7222
Absolute Maximum Ratings
(T
A
= 25°C)
Supply (V+ to Gnd) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16.5V
Input Pins . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3V to +0.3V above V+
Combined Peak Output Current. . . . . . . . . . . . . . . . . . . . . . . . . . .4A
Storage Temperature Range . . . . . . . . . . . . . . . . . .-65°C to +150°C
Ambient Operating Temperature . . . . . . . . . . . . . . . .-40°C to +85°C
Operating Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . 125°C
Power Dissipation
SOIC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .570mW
PDIP . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .1050mW
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests
are at the specified temperature and are pulsed tests, therefore: T
J
= T
C
= T
A
DC Electrical Specifications
parameter
INPUT
V
IH
I
IH
V
IL
I
IL
V
HVS
OUTPUT
R
OH
R
OL
I
PK
I
DC
POWER SUPPLY
I
S
T
A
= 25°C, V = 15V unless otherwise specified
Description
Test Conditions
Min
Typ
Max
Units
Logic “1” Input Voltage
Logic “1” Input Current
Logic “0” Input Voltage
Logic “0” Input Current
Input Hysteresis
@0V
@V+
2.4
0.1
10
0.8
0.1
0.3
10
V
µA
V
µA
V
Pull-Up Resistance
Pull-Down Resistance
Peak Output Current
Continuous Output Current
I
OUT
= -100mA
I
OUT
= +100mA
Source
Sink
Source/Sink
100
3
4
2
2
6
6
Ω
Ω
A
mA
Power Supply Current
Inputs High/EL7202
Inputs High/EL7212
Inputs High/EL7222
4.5
4.5
1
2.5
7.5
2.5
5.0
15
mA
V
V
S
Operating Voltage
T
A
= 25°C, V = 15V unless otherwise specified
Description
Test Conditions
AC Electrical Specifications
parameter
SWITCHING CHARACTERISTICS
t
R
t
F
t
D1
t
D2
Rise Time
Fall Time
Min
Typ
Max
Units
C
L
= 500pF
C
L
= 1000pF
C
L
= 500pF
C
L
= 1000pF
See Timing Table
See Timing Table
7.5
10
10
13
18
20
ns
20
ns
20
25
25
ns
ns
Turn-On Delay Time
Turn-Off Delay Time
3
FN7282.2
July 3, 2006
EL7202, EL7212, EL7222
Timing Table
Standard Test Configuration
Simplified Schematic
4
FN7282.2
July 3, 2006
京公网安备 11010802033920号
EEWORLD
