EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

5962-8870001RA

Description
Octal D-type Transparent Latches With 3-State Outputs 20-CDIP -55 to 125
Categorylogic    logic   
File Size1MB,16 Pages
ManufacturerTexas Instruments
Websitehttp://www.ti.com.cn/
Stay tuned Parametric Compare

5962-8870001RA Overview

Octal D-type Transparent Latches With 3-State Outputs 20-CDIP -55 to 125

5962-8870001RA Parametric

Parameter NameAttribute value
Brand NameTexas Instruments
Parts packaging codeDIP
package instructionDIP, DIP20,.3
Contacts20
Reach Compliance Codenot_compliant
Factory Lead Time16 weeks
Counting directionUNIDIRECTIONAL
seriesALS
JESD-30 codeR-GDIP-T20
length24.2 mm
Load capacitance (CL)50 pF
Logic integrated circuit typeBUS DRIVER
MaximumI(ol)0.012 A
Number of digits8
Number of functions1
Number of ports2
Number of terminals20
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Output characteristics3-STATE
Output polarityINVERTED
Package body materialCERAMIC, GLASS-SEALED
encapsulated codeDIP
Encapsulate equivalent codeDIP20,.3
Package shapeRECTANGULAR
Package formIN-LINE
method of packingTUBE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply5 V
Maximum supply current (ICC)29 mA
Prop。Delay @ Nom-Sup29 ns
propagation delay (tpd)29 ns
Certification statusQualified
Filter levelMIL-STD-883
Maximum seat height5.08 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyTTL
Temperature levelMILITARY
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
translateN/A
width6.92 mm
Base Number Matches1

5962-8870001RA Related Products

5962-8870001RA SN74ALS563BNSRE4 SN74ALS563BDWG4 SN74ALS563BNE4 SN74ALS563BDWE4 SNJ54ALS563BJ SN74ALS563B SN54ALS563B
Description Octal D-type Transparent Latches With 3-State Outputs 20-CDIP -55 to 125 Latches Octal DType Transparent Latches Latches Octal DType Transparent Latches Latches Octal DType Transparent Latches Latches Octal DType Transparent Latches Octal D-type Transparent Latches With 3-State Outputs 20-CDIP -55 to 125 SN74ALS563B Octal D-Type Transparent Latches With 3-State Outputs SN54ALS563B Octal D-type Transparent Latches With 3-State Outputs
Parts packaging code DIP SOIC SOIC DIP SOIC DIP - -
package instruction DIP, DIP20,.3 SOP, SOP20,.3 SOP, SOP20,.4 DIP, DIP20,.3 SOP, SOP20,.4 DIP-20 - -
Contacts 20 20 20 20 20 20 - -
Reach Compliance Code not_compliant unknown unknown unknown unknown not_compliant - -
series ALS ALS ALS ALS ALS ALS - -
JESD-30 code R-GDIP-T20 R-PDSO-G20 R-PDSO-G20 R-PDIP-T20 R-PDSO-G20 R-GDIP-T20 - -
length 24.2 mm 12.6 mm 12.8 mm 25.4 mm 12.8 mm 24.195 mm - -
Logic integrated circuit type BUS DRIVER BUS DRIVER BUS DRIVER BUS DRIVER BUS DRIVER BUS DRIVER - -
MaximumI(ol) 0.012 A 0.024 A 0.024 A 0.024 A 0.024 A 0.012 A - -
Number of digits 8 8 8 8 8 8 - -
Number of functions 1 1 1 1 1 1 - -
Number of ports 2 2 2 2 2 2 - -
Number of terminals 20 20 20 20 20 20 - -
Maximum operating temperature 125 °C 70 °C 70 °C 70 °C 70 °C 125 °C - -
Output characteristics 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE - -
Output polarity INVERTED INVERTED INVERTED INVERTED INVERTED INVERTED - -
Package body material CERAMIC, GLASS-SEALED PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY CERAMIC, GLASS-SEALED - -
encapsulated code DIP SOP SOP DIP SOP DIP - -
Encapsulate equivalent code DIP20,.3 SOP20,.3 SOP20,.4 DIP20,.3 SOP20,.4 DIP20,.3 - -
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR - -
Package form IN-LINE SMALL OUTLINE SMALL OUTLINE IN-LINE SMALL OUTLINE IN-LINE - -
method of packing TUBE TAPE AND REEL TUBE TUBE TUBE TUBE - -
Peak Reflow Temperature (Celsius) NOT SPECIFIED 260 260 NOT SPECIFIED 260 NOT SPECIFIED - -
power supply 5 V 5 V 5 V 5 V 5 V 5 V - -
Maximum supply current (ICC) 29 mA 29 mA 29 mA 26 mA 26 mA 29 mA - -
Prop。Delay @ Nom-Sup 29 ns 18 ns 18 ns 18 ns 18 ns 26 ns - -
propagation delay (tpd) 29 ns 22 ns 22 ns 22 ns 22 ns 29 ns - -
Certification status Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified - -
Maximum seat height 5.08 mm 2 mm 2.65 mm 5.08 mm 2.65 mm 5.08 mm - -
Maximum supply voltage (Vsup) 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V - -
Minimum supply voltage (Vsup) 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V - -
Nominal supply voltage (Vsup) 5 V 5 V 5 V 5 V 5 V 5 V - -
surface mount NO YES YES NO YES NO - -
technology TTL TTL TTL TTL TTL TTL - -
Temperature level MILITARY COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL MILITARY - -
Terminal form THROUGH-HOLE GULL WING GULL WING THROUGH-HOLE GULL WING THROUGH-HOLE - -
Terminal pitch 2.54 mm 1.27 mm 1.27 mm 2.54 mm 1.27 mm 2.54 mm - -
Terminal location DUAL DUAL DUAL DUAL DUAL DUAL - -
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED - -
width 6.92 mm 5.3 mm 7.5 mm 7.62 mm 7.5 mm 7.62 mm - -
Is it Rohs certified? - conform to conform to conform to conform to incompatible - -
Maker - Texas Instruments Texas Instruments Texas Instruments Texas Instruments Texas Instruments - -
JESD-609 code - e4 e4 e4 e4 e0 - -
Terminal surface - Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Tin/Lead (Sn/Pb) - -
Selection of outstanding works from the National Undergraduate Electronic Design Competition Information Security Technology Invitational Competition
[i=s] This post was last edited by paulhyde on 2014-9-15 03:26 [/i] Selection of outstanding works from the 2008 National Undergraduate Electronic Design Competition Information Security Technology Sp...
open82977352 Electronics Design Contest
ALTERA FFT IP Core Data
[i=s] This post was last edited by paulhyde on 2014-9-15 03:11 [/i] ALTERA FFT IP core information...
fpga126 Electronics Design Contest
Working principle and function overview of photoelectric liquid level sensor and its dynamic diagram demonstration
Working principle: The photoelectric water level sensor contains a near-infrared light-emitting diode and a photosensitive receiver. The light emitted by the light-emitting diode is directed to the le...
天阶山木 Industrial Control Electronics
UTStarcom's XV6700 smartphone enters the US market
[i=s] This post was last edited by jameswangsynnex on 2015-3-3 19:57 [/i] Today, at the International Consumer Electronics Show (CES) held in Las Vegas, VERIZON, the first company in the United States...
aifang Mobile and portable
The arm end triggers the fpga end interrupt
[i=s] This post was last edited by tc317891209 on 2016-9-27 15:08 [/i]The above is the Qsys connection and device tree, the interrupt number is 3, corresponding to the manual GIC: 75 #include #include...
tc317891209 FPGA/CPLD
Explanation of the interface between the emulator and the programmer
For MSP430, both simulation and program burning can generally be done through: JTAG/SBW/BSL interface. These do not represent which model of programmer and emulator. Generally, JTAG/SBW interface is u...
zndz410 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 682  1536  2190  291  926  14  31  45  6  19 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号