EEWORLDEEWORLDEEWORLD

Part Number

Search

CL-GD5462

Description
64-Bit Graphics Engine with Integrated 3D Game Acceleration(CL-GD5464)
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size78KB,3 Pages
ManufacturerCirrus Logic
Websitehttp://www.cirrus.com
Download Datasheet Parametric Compare View All

CL-GD5462 Overview

64-Bit Graphics Engine with Integrated 3D Game Acceleration(CL-GD5464)

CL-GD5462 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Reach Compliance Codecompli
Base Number Matches1
CL-GD546X
Advance Product Bulletin
FEATURES
s
64-bit graphics engine with integrated 3D game
acceleration (CL-GD5464)
Perspective textures mapping
Bilinear/trilinear filtering
Mip mapping
Lit, copy, decal, and blend textures
Texture decompression
Mono rasterization (single-pass lighting)
Stippling
Polygon, line, and point drawing
16-bit Z-buffer
Gouraud shading
Alpha blending, fog, and transparency
Display list processing for maximum performance
Hardware page flipping
Sub-pixel accuracy
High-Performance
VisualMedia
Accelerators
CL-GD5462 (2D)
CL-GD5464 (3D)
CL-GD5465 (AGP)
OVERVIEW
The CL-GD546X is the Laguna
family of pin-com-
patible, Rambus
®
-based 2D/3D graphics accelera-
tors. The CL-GD5462, the first family member,
provides multi-window video and graphics accelera-
tion with greater-than-VRAM performance at lower-
than-VRAM cost. The follow-on product, the
CL-GD5464, offers 3D graphics capability in addi-
tion to maintaining the same high level of 2D perfor-
mance offered by the CL-GD5462.
The 64-bit graphics engine of the CL-GD546X fea-
tures standard GUI acceleration hardware as well as
advanced features such as stretch BLT and video
playback scaling. Color-key and chroma-key opera-
tions are supported to enable graphics and video to
b e c o m b i n e d i n a n e f fi c i e n t m a n n e r. T h e
CL-GD546X integrates a 24-bpp palette DAC, clock
generators, a full-feature VGA controller, and
V-Port
bus for easy expandability.
(cont.)
s
High-performance 64-bit GUI accelerator
— Three-operand BitBLT (bit block transfer)
— Color expansion for 8-, 16-, 24-, and 32-bpp modes
— Stretch BLT
s
PCI 2.1-compliant bus master (CL-GD5464)
— DMA maximizes system performance
— Host-rendered/cached texture maps
s
AGP (accelerated graphics port) support
(CL-GD5465)
(cont.)
System
Block Diagram
RDRAM
RDRAM
MPEG1/MPEG2
TV TUNER
TELECONFERENCE
(OPTIONAL)
V-Port™
PCI/AGP
5
4
3
CL-GD546X
208-PIN HQFP
2
1
0
RGB/DDC
RDRAM
RDRAM
September 1996

CL-GD5462 Related Products

CL-GD5462 CL-GD54622D CL-GD5464 CL-GD54643D CL-GD5465 CL-GD546X CL-GD5465AGP
Description 64-Bit Graphics Engine with Integrated 3D Game Acceleration(CL-GD5464) 64-Bit Graphics Engine with Integrated 3D Game Acceleration(CL-GD5464) 64-Bit Graphics Engine with Integrated 3D Game Acceleration(CL-GD5464) 64-Bit Graphics Engine with Integrated 3D Game Acceleration(CL-GD5464) 64-Bit Graphics Engine with Integrated 3D Game Acceleration(CL-GD5464) 64-Bit Graphics Engine with Integrated 3D Game Acceleration(CL-GD5464) 64-Bit Graphics Engine with Integrated 3D Game Acceleration(CL-GD5464)
The relationship between the four major parameters of RF microwave
[i=s]This post was last edited by Jacktang on 2020-7-14 15:55[/i]Take a two-port network as an example, such as a single transmission line, there are four S parameters: S11, S12, S21, S22. For a recip...
Jacktang Wireless Connectivity
The camera cannot be driven!!!
I have an Acer laptop, the camera is the original one, but it can't be used after I change the system? ? I can't drive it even after downloading the official driver software, it says "the hardware can...
wgmdsf Embedded System
Let's make a super small helicopter
The weight should be light, so it's good to play with it in the office :loveliness:...
shicong RF/Wirelessly
Need your help! Emulator experts please come in!
0004,ReadVal1 ffff -- WriteVal2 fffd, ReadVal2 ffff -- WriteVal1 0005, ReadVal1 ffff -- WriteVal2 fff7, ReadVal2ffff -- WriteVal10006,ReadVal1ffff--WriteVal2 fffe, ReadVal2 ffff-- WriteVal1 0007, Read...
qianyg Analogue and Mixed Signal
DSP basic experiment: light emitting diode display led.c
1. OSDFPGA configures a dedicated 8-bit register to control the indicator light on and off. The access address is 90080017h. It can be seen from the circuit diagram that the low level lights up.2. Whe...
灞波儿奔 DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2545  2060  1140  842  602  52  42  23  17  13 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号