5962-9076604QEA datasheet, PDF

Datasheet> All Categories > Analog mixed-signal IC> Drivers and interfaces> 5962-9076604QEA

5962-9076604QEA: DescriptionQuadruple Low-Power Differential Line Receiver 16-CDIP -55 to 125; CategoryAnalog mixed-signal IC Drivers and interfaces; File Size324KB，13 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/

Stay tuned Parametric Compare

5962-9076604QEA Overview

Quadruple Low-Power Differential Line Receiver 16-CDIP -55 to 125

5962-9076604QEA Parametric

Parameter Name	Attribute value
Brand Name	Texas Instruments
Maker	Texas Instruments
Parts packaging code	DIP
package instruction	DIP, DIP16,.3
Contacts	16
Reach Compliance Code	not_compliant
ECCN code	EAR99
Factory Lead Time	1 week
Differential output	NO
Number of drives	4
Input properties	DIFFERENTIAL SCHMITT TRIGGER
Interface integrated circuit type	LINE RECEIVER
Interface standards	EIA-485
JESD-30 code	R-GDIP-T16
JESD-609 code	e0
length	19.56 mm
Number of functions	4
Number of terminals	16
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Maximum output low current	0.016 A
Package body material	CERAMIC, GLASS-SEALED
encapsulated code	DIP
Encapsulate equivalent code	DIP16,.3
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Certification status	Qualified
Maximum receive delay	35 ns
Number of receiver bits	4
Filter level	MIL-PRF-38535 Class Q
Maximum seat height	5.08 mm
Maximum slew rate	11 mA
Maximum supply voltage	5.25 V
Minimum supply voltage	4.75 V
Nominal supply voltage	5 V
Supply voltage 1-max	5.25 V
Mains voltage 1-minute	4.75 V
Supply voltage1-Nom	5 V
surface mount	NO
technology	BICMOS
Temperature level	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	7.62 mm

5962-9076604QEA Related Products

	5962-9076604QEA	5962-9076604Q2A	5962-9076604QFA	SNJ55LBC173FK	SNJ55LBC173J	SNJ55LBC173W	SN55LBC173
Description	Quadruple Low-Power Differential Line Receiver 16-CDIP -55 to 125	Quadruple Low-Power Differential Line Receiver 20-LCCC -55 to 125	Quadruple Low-Power Differential Line Receiver 16-CFP -55 to 125	Quadruple Low-Power Differential Line Receiver 20-LCCC -55 to 125	Quadruple Low-Power Differential Line Receiver 16-CDIP -55 to 125	Quadruple Low-Power Differential Line Receiver 16-CFP -55 to 125	SN55LBC173 Quadruple Low-Power Differential Line Receiver
Brand Name	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	-
Maker	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	-
Parts packaging code	DIP	QLCC	DFP	QLCC	DIP	DFP	-
package instruction	DIP, DIP16,.3	QCCN, LCC20,.35SQ	DFP, FL16,.3	LCC-20	DIP-16	FP-16	-
Contacts	16	20	16	20	16	16	-
Reach Compliance Code	not_compliant	not_compliant	not_compliant	not_compliant	not_compliant	not_compliant	-
ECCN code	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99	-
Factory Lead Time	1 week	6 weeks	1 week	6 weeks	1 week	1 week	-
Differential output	NO	NO	NO	NO	NO	NO	-
Number of drives	4	4	4	4	4	4	-
Input properties	DIFFERENTIAL SCHMITT TRIGGER	DIFFERENTIAL SCHMITT TRIGGER	DIFFERENTIAL SCHMITT TRIGGER	DIFFERENTIAL SCHMITT TRIGGER	DIFFERENTIAL SCHMITT TRIGGER	DIFFERENTIAL SCHMITT TRIGGER	-
Interface integrated circuit type	LINE RECEIVER	LINE RECEIVER	LINE RECEIVER	LINE RECEIVER	LINE RECEIVER	LINE RECEIVER	-
Interface standards	EIA-485	EIA-485	EIA-485	V.11; EIA-422-A; EIA-423-A; EIA-485	V.11; EIA-422-A; EIA-423-A; EIA-485	V.11; EIA-422-A; EIA-423-A; EIA-485	-
JESD-30 code	R-GDIP-T16	S-CQCC-N20	R-GDFP-F16	S-CQCC-N20	R-CDIP-T16	R-CDFP-F16	-
length	19.56 mm	8.89 mm	10.2 mm	8.89 mm	20.57 mm	10.16 mm	-
Number of functions	4	4	4	4	4	4	-
Number of terminals	16	20	16	20	16	16	-
Maximum operating temperature	125 °C	125 °C	125 °C	125 °C	125 °C	125 °C	-
Minimum operating temperature	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C	-
Maximum output low current	0.016 A	0.016 A	0.016 A	0.016 A	0.016 A	0.016 A	-
Package body material	CERAMIC, GLASS-SEALED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, GLASS-SEALED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	-
encapsulated code	DIP	QCCN	DFP	QCCN	DIP	DFP	-
Encapsulate equivalent code	DIP16,.3	LCC20,.35SQ	FL16,.3	LCC20,.35SQ	DIP16,.3	FL16,.3	-
Package shape	RECTANGULAR	SQUARE	RECTANGULAR	SQUARE	RECTANGULAR	RECTANGULAR	-
Package form	IN-LINE	CHIP CARRIER	FLATPACK	CHIP CARRIER	IN-LINE	FLATPACK	-
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	-
power supply	5 V	5 V	5 V	5 V	5 V	5 V	-
Certification status	Qualified	Qualified	Qualified	Not Qualified	Not Qualified	Not Qualified	-
Maximum receive delay	35 ns	35 ns	35 ns	35 ns	35 ns	35 ns	-
Number of receiver bits	4	4	4	4	4	4	-
Filter level	MIL-PRF-38535 Class Q	MIL-PRF-38535 Class Q	MIL-PRF-38535 Class Q	38535Q/M;38534H;883B	38535Q/M;38534H;883B	38535Q/M;38534H;883B	-
Maximum seat height	5.08 mm	2.03 mm	2.03 mm	2.03 mm	4.005 mm	1.71 mm	-
Maximum slew rate	11 mA	11 mA	11 mA	11 mA	11 mA	11 mA	-
Maximum supply voltage	5.25 V	5.25 V	5.25 V	5.25 V	5.25 V	5.25 V	-
Minimum supply voltage	4.75 V	4.75 V	4.75 V	4.75 V	4.75 V	4.75 V	-
Nominal supply voltage	5 V	5 V	5 V	5 V	5 V	5 V	-
Supply voltage 1-max	5.25 V	5.25 V	5.25 V	5.25 V	5.25 V	5.25 V	-
Mains voltage 1-minute	4.75 V	4.75 V	4.75 V	4.75 V	4.75 V	4.75 V	-
Supply voltage1-Nom	5 V	5 V	5 V	5 V	5 V	5 V	-
surface mount	NO	YES	YES	YES	NO	YES	-
technology	BICMOS	BICMOS	BICMOS	BICMOS	BICMOS	BICMOS	-
Temperature level	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY	-
Terminal form	THROUGH-HOLE	NO LEAD	FLAT	NO LEAD	THROUGH-HOLE	FLAT	-
Terminal pitch	2.54 mm	1.27 mm	1.27 mm	1.27 mm	2.54 mm	1.27 mm	-
Terminal location	DUAL	QUAD	DUAL	QUAD	DUAL	DUAL	-
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	-
width	7.62 mm	8.89 mm	6.73 mm	8.89 mm	7.62 mm	6.73 mm	-
Output characteristics	-	3-STATE	3-STATE	-	3-STATE	3-STATE	-
Output polarity	-	TRUE	TRUE	-	TRUE	TRUE	-
Base Number Matches	-	-	1	1	1	1	-

Recommended Resources

Robot sound generator

Speed Priority Exposure Meter Circuit

Anti-eavesdropping monitor circuit diagram when multiple machines are connected in parallel

555 infrared sound and light alarm circuit

24V/3A transistor voltage regulator

Slow start integrated regulated power supply composed of CW137

Help --MSP430 I2C problem: I need help. I am a newbie using MEMS gyro for the first time. I am using MSP4305310 plus MPU3050 (I2C communication) and MSP430 hardware I2C module. The problem is that after reset, I use an oscillos...; xyliaa Microcontroller MCU

CAPFIFO readings are always incorrect: [i=s] This post was last edited by dontium on 2015-1-23 13:18 [/i] My program may not have the settings there correctly. I use capfifo to measure the speed, but the numbers read from capfifo are alway...; betopelec Analogue and Mixed Signal

Show the WEBENCH design process + dual-channel motor drive power supply design: [postbg]bg3.png[/postbg][font=Mingliu][size=5] Due to control requirements, two DC brushless motors are required, and the driving capacity of each motor is not less than 10W. Support PWM control, the ...; 电子微创意 Analogue and Mixed Signal

Looking for a confidant in embedded real-time operating system design for the 2009 Qilu Software Competition: The topic of the 2009 Qilu Software Competition is Embedded Real-Time Operating System Design. If anyone else has applied for this topic, please discuss it with me. My QQ: dyp@qq.com, I use the email ...; liqingwu123456 Embedded System

Texas Instruments introduces Hercules LaunchPad: [p=20, null, left][color=rgb(73, 73, 73)][font=Verdana, sans-serif][size=12px][color=#FF8000][backcolor=white]Latest product expands TI LaunchPad ecosystem, offering a low-cost development tool for ea...; maylove Microcontroller MCU

Functional simulation problems and solutions of Xilinx VHDL model IP core in Modelsim: Some Xilinx IP cores only provide VHDL behavior models. In this case, if the preferred language set in ISE is Verilog, an error will be encountered during functional simulation, prompting that the rel...; dxgsghg FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components