EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

CD4030BF

Description
CMOS Quad Exclusive-OR Gate 14-CDIP -55 to 125
Categorylogic    logic   
File Size1MB,17 Pages
ManufacturerTexas Instruments
Websitehttp://www.ti.com.cn/
Stay tuned Parametric Compare

CD4030BF Overview

CMOS Quad Exclusive-OR Gate 14-CDIP -55 to 125

CD4030BF Parametric

Parameter NameAttribute value
Brand NameTexas Instruments
MakerTexas Instruments
Parts packaging codeDIP
package instructionDIP-14
Contacts14
Reach Compliance Codenot_compliant
ECCN codeEAR99
Factory Lead Time6 weeks
Is SamacsysN
series4000/14000/40000
JESD-30 codeR-GDIP-T14
length19.43 mm
Load capacitance (CL)50 pF
Logic integrated circuit typeXOR GATE
MaximumI(ol)0.0015 A
Number of functions4
Number of entries2
Number of terminals14
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package body materialCERAMIC, GLASS-SEALED
encapsulated codeDIP
Encapsulate equivalent codeDIP14,.3
Package shapeRECTANGULAR
Package formIN-LINE
method of packingTUBE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply5/15 V
Maximum supply current (ICC)0.03 mA
Prop。Delay @ Nom-Sup280 ns
propagation delay (tpd)280 ns
Certification statusNot Qualified
Schmitt triggerNO
Maximum seat height5.08 mm
Maximum supply voltage (Vsup)18 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelMILITARY
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width7.62 mm
Base Number Matches1

CD4030BF Related Products

CD4030BF CD4030BF3A JM38510/05353BCA M38510/05353BCA CD4030B CD4030B-MIL
Description CMOS Quad Exclusive-OR Gate 14-CDIP -55 to 125 CMOS Quad Exclusive-OR Gate 14-CDIP -55 to 125 CMOS Quad Exclusive-OR Gate 14-CDIP -55 to 125 CMOS Quad Exclusive-OR Gate 14-CDIP -55 to 125 CD4030B CMOS Quad Exclusive-OR Gate CD4030B-MIL CMOS Quad Exclusive-OR Gate
Brand Name Texas Instruments Texas Instruments Texas Instruments Texas Instruments - -
Parts packaging code DIP DIP DIP DIP - -
package instruction DIP-14 DIP, DIP14,.3 DIP, DIP, DIP14,.3 - -
Contacts 14 14 14 14 - -
Reach Compliance Code not_compliant not_compliant not_compliant not_compliant - -
series 4000/14000/40000 4000/14000/40000 4000/14000/40000 4000/14000/40000 - -
JESD-30 code R-GDIP-T14 R-GDIP-T14 R-GDIP-T14 R-GDIP-T14 - -
length 19.43 mm 19.56 mm 19.56 mm 19.56 mm - -
Logic integrated circuit type XOR GATE XOR GATE XOR GATE XOR GATE - -
MaximumI(ol) 0.0015 A 0.0015 A 0.0015 A 0.0015 A - -
Number of functions 4 4 4 4 - -
Number of entries 2 2 2 2 - -
Number of terminals 14 14 14 14 - -
Maximum operating temperature 125 °C 125 °C 125 °C 125 °C - -
Minimum operating temperature -55 °C -55 °C -55 °C -55 °C - -
Package body material CERAMIC, GLASS-SEALED CERAMIC, GLASS-SEALED CERAMIC, GLASS-SEALED CERAMIC, GLASS-SEALED - -
encapsulated code DIP DIP DIP DIP - -
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR - -
Package form IN-LINE IN-LINE IN-LINE IN-LINE - -
Peak Reflow Temperature (Celsius) NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED - -
propagation delay (tpd) 280 ns 280 ns 280 ns 350 ns - -
Certification status Not Qualified Not Qualified Not Qualified Qualified - -
Maximum seat height 5.08 mm 5.08 mm 5.08 mm 5.08 mm - -
Maximum supply voltage (Vsup) 18 V 18 V 18 V 15 V - -
Minimum supply voltage (Vsup) 3 V 3 V 3 V 4.5 V - -
Nominal supply voltage (Vsup) 5 V 5 V 5 V 5 V - -
surface mount NO NO NO NO - -
technology CMOS CMOS CMOS CMOS - -
Temperature level MILITARY MILITARY MILITARY MILITARY - -
Terminal form THROUGH-HOLE THROUGH-HOLE THROUGH-HOLE THROUGH-HOLE - -
Terminal pitch 2.54 mm 2.54 mm 2.54 mm 2.54 mm - -
Terminal location DUAL DUAL DUAL DUAL - -
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED - -
width 7.62 mm 7.62 mm 7.62 mm 6.67 mm - -
I want to ask why when I use the TPS54541 step-down chip to convert 25V to 12V, the output is about negative 1.5V?
I use TPS54541 step-down chip to convert 25V to 12V, why does it output about negative 1.5V? There are two boards, one board can output 12V normally, why does the other board output about -1.5V? What'...
wangjian Analogue and Mixed Signal
EEWORLD University Hall----Live Replay: New requirements for connectors in 5G multi-scenario terminal applications and Molex's 5G connection solutions
Live replay: New requirements for connectors in 5G multi-scenario terminal applications and Molex's 5G connection solutions : https://training.eeworld.com.cn/course/5847...
hi5 Integrated technical exchanges
Verilog syntax problem
input a; output [7:0] b; wire a; reg [7:0] b; /////////////////////////////////////////////// input wire a; output reg [7:0] b; Is there any difference between these two syntaxes?...
osoon2008 FPGA/CPLD
MSP430F1232 Minimum System Test MCU AD10 Programming
[backcolor=white][size=3][color=#000000]Test the MCU program, including the MCU initialization settings, clock, etc., mainly the AD module settings, and write the program through the 1232 routines on ...
Aguilera Microcontroller MCU
Set off firecrackers! Welcome new moderator zcgzanne~~
zcgzanne has a lot of interesting ideas. Let's play with zcgzanne~~:congratulate:...
soso Industrial Control Electronics
EBOOT download BIN checksum error?
The YL2440 board downloads the kernel through its EBOOT, but the checksum always fails, as shown below: EthDown::TFTPD_OPEN::boot.bin -EbootSendBootmeAndWaitForTftp Download BIN file information: ----...
haiyang813 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1241  2193  60  678  161  25  45  2  14  4 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号