EEWORLDEEWORLDEEWORLD

Part Number

Search

85948-N539

Description
Board Connector, 24 Contact(s), 4 Row(s), Male, Straight, Press Fit Terminal
CategoryThe connector    The connector   
File Size904KB,9 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Download Datasheet Parametric View All

85948-N539 Overview

Board Connector, 24 Contact(s), 4 Row(s), Male, Straight, Press Fit Terminal

85948-N539 Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerAmphenol
Reach Compliance Codecompliant
Other featuresPOLARIZATION AVAILABLE
Connector typeBOARD CONNECTOR
Contact to complete cooperationTIN LEAD
Contact completed and terminatedTin/Lead (Sn/Pb)
Contact point genderMALE
Contact materialPHOSPHOR BRONZE
DIN complianceNO
Filter functionNO
IEC complianceNO
JESD-609 codee0
MIL complianceNO
Mixed contactsNO
Installation methodSTRAIGHT
Installation typeBOARD
Number of rows loaded4
OptionsGENERAL PURPOSE
Terminal pitch2 mm
Termination typePRESS FIT
Total number of contacts24
UL Flammability Code94V-0
PDM: Rev:M
STATUS:
Released
Printed: May 16, 2009
.
Application Example 1: IDDQ Test
在此例中,将2000个测试向量发送至必须用恒定2V加电的CMOS IC。此例将使用一个阈值电平,而且1μA及以下的静态电流将被认为是合格电流。无需保存实际的测量值,所以将只检查260X的箝位状态。为确保生产吞吐量符合要求,必须尽快完成测量,最好在1秒以内。测量仪器必须发送一个通过/失效指示至数字测试系统。Solution: A TSP script was developed to create ...
Jack_ma Test/Measurement
EEWORLD University ---- Fundamentals of Electronic Design Huang Genchun
Fundamentals of Electronic Design Huang Genchun : https://training.eeworld.com.cn/course/5727This course combines previous competition questions, breaks down the requirements of the questions from a p...
抛砖引玉 Analog electronics
EEWORLD University Hall----2015 Renesas Electronics Design Competition Works
2015 Renesas Electronics Design Competition Works : https://training.eeworld.com.cn/course/3507...
pkilllo Test/Measurement
How to quickly resolve errors in isolated FPGA designs
If your FPGA design fails to synthesize or doesn't work as expected on a development board, the reason is often unclear and it can be difficult to find the root cause among thousands of RTL and constr...
CMika FPGA/CPLD
Ask, a real address virtual address mapping problem of AT91SAM9260
I would like to ask you two questions about LINUX address mapping. [b]Question 1: [/b] The actual address of the register of the AT91SAM9260 we use is [color=#0000FF][b]0xFFF7 8000 [/b][/color].. 0xFF...
wangshujun Embedded System
【Signal Processing】FPGA Image Signal Processing Information
Some information on FPGA image signal processing[[i] This post was last edited by Changjianze1 on 2012-1-13 21:43[/i]]...
常见泽1 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 26  2055  1841  379  1720  1  42  38  8  35 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号