LMH0050 datasheet, PDF - EEWORLD Datasheet

LMH0050: DescriptionLMH0050 HD, SD, DVB-ASI SDI Serializer with LVDS Interface; Categorysemiconductor Analog mixed-signal IC; File Size1MB，32 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/; Environmental Compliance

Stay tuned Parametric

LMH0050 Overview

LMH0050 HD, SD, DVB-ASI SDI Serializer with LVDS Interface

Parameter Name	Attribute value
Input type	LVDS
Rating	Catalog
Approx. price(US$)	16.73 \| 1ku
Supply voltage(V)	2.5,3.3
Features	CML driver
Function	Serializer
Operating temperature range(C)	-40 to 85
Power consumption(Typ)(mW)	460
Power consumption(mW)	460
Supply voltage(Typ)(V)	2.5,3.3
Control interface	Pin/SMBus
Package Group	WQFN\|48
Output type	1 diff
Data rate(Max)(Mbps)	1485

Urgent! ! Help, why does the external crystal oscillator of 430 not oscillate? ?: [i=s]This post was last edited by paulhyde on 2014-9-15 09:35[/i] My program suddenly stopped running during operation, and I found that the 8M crystal oscillator did not start. In order to find out t...; iczibm Electronics Design Contest

Confused about the problem of connecting two different MOS tubes in parallel in the circuit diagram...: [align=left][color=#333333][font=Arial, Microsoft YaHei][size=14px]I am learning an LED shutdown circuit. The circuit uses a MOS switch to shut off the negative pole of the LED. I have a few questions...; flinstone Power technology

6657Statically configure serial port general interrupt in sys/bios: [i=s] This post was last edited by niguangyixia on 2018-12-5 10:41[/i] [font="][size=14px]Help needed:[/size][/font] [font="][size=14px]The serial port interrupts of routine 6657 have been adjusted by...; niguangyixia DSP and ARM Processors

Signals crossing two clock domains: A signal to another clock domainLet's say a signal from clkA domain is needed in clkB domain. It needs to be "synchronized" to clkB domain, so we want to build a "synchronizer" design, which takes a s...; eeleader FPGA/CPLD

ALTERA DDR2 IP customization problem (local_init_done): I used CYCLONEIII chip, customized DDR2 IP core, and then used SINALTAP to capture signals directly. I found that the reason for the failure to read and write was that local_init_done was always low, ...; zht24kobe FPGA/CPLD

Cyclone V official Chinese data sheet collection: [i=s]This post was last edited by eXiaoqiang2013 on 2015-11-29 22:58[/i] [color=#999999]Cyclone V Series Chinese Datasheet, official Chinese datasheet collection, with bookmarks. Contains three volume...; e小强2013 FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components