LFECP1E-4Q208C datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > semiconductor> Programmable logic devices> LFECP1E-4Q208C

LFECP1E-4Q208C: DescriptionFPGA, 768 CLBS, 420 MHz, PQFP144; Categorysemiconductor Programmable logic devices; File Size480KB，117 Pages; ManufacturerLattice; Websitehttp://www.latticesemi.com

Download Datasheet Parametric View All

LFECP1E-4Q208C Overview

FPGA, 768 CLBS, 420 MHz, PQFP144

LFECP1E-4Q208C Parametric

Parameter Name	Attribute value
Number of functions	1
Number of terminals	144
Maximum operating temperature	85 Cel
Minimum operating temperature	0.0 Cel
Maximum supply/operating voltage	1.26 V
Minimum supply/operating voltage	1.14 V
Rated supply voltage	1.2 V
Processing package description	20 X 20 MM, TQFP-144
state	DISCONTINUED
packaging shape	SQUARE
Package Size	FLATPACK, LOW PROFILE, FINE PITCH
surface mount	Yes
Terminal form	GULL WING
Terminal spacing	0.5000 mm
terminal coating	TIN LEAD
Terminal location	QUAD
Packaging Materials	PLASTIC/EPOXY
Temperature level	OTHER
organize	768 CLBS
Maximum FCLK clock frequency	420 MHz
Number of configurable logic modules	768
Programmable logic type	FIELD PROGRAMMABLE GATE ARRAY
The maximum delay of a CLB module	0.4000 ns

Preview

Download Datasheet

View All

LatticeECP/EC Family Data Sheet

Version 01.3

LatticeECP/EC Family Data S

Archite

November 2004

Preliminary

Architecture Overview

The LatticeECP™-DSP and LatticeEC™ architectures contain an array of logic blocks surrounded by P

ble I/O Cells (PIC). Interspersed between the rows of logic blocks are rows of sysMEM Embedded

(EBR) as shown in Figures 2-1 and 2-2. In addition, LatticeECP-DSP supports an additional row of DS

shown in Figure 2-2.

There are two kinds of logic blocks, the Programmable Functional Unit (PFU) and Programmable Fun

without RAM/ROM (PFF). The PFU contains the building blocks for logic, arithmetic, RAM, ROM and re

tions. The PFF block contains building blocks for logic, arithmetic and ROM functions. Both PFU and

are optimized for ﬂexibility allowing complex designs to be implemented quickly and efﬁciently. Logic

arranged in a two-dimensional array. Only one type of block is used per row. The PFU blocks are used

side rows. The rest of the core consists of rows of PFF blocks interspersed with rows of PFU blocks

three rows of PFF blocks there is a row of PFU blocks.

Each PIC block encompasses two PIOs (PIO pairs) with their respective sysIO interfaces. PIO pairs on

right edges of the device can be conﬁgured as LVDS transmit/receive pairs. sysMEM EBRs are large de

memory blocks. They can be conﬁgured as RAM or ROM.

The PFU, PFF, PIC and EBR Blocks are arranged in a two-dimensional grid with rows and columns a

Figure 2-1. The blocks are connected with many vertical and horizontal routing channel resources. Th

route software tool automatically allocates these routing resources.

At the end of the rows containing the sysMEM Blocks are the sysCLOCK Phase Locked Loop (PLL) Bl

PLLs have multiply, divide and phase shifting capability; they are used to manage the phase relation

clocks. The LatticeECP/EC architecture provides up to four PLLs per device.

Every device in the family has a JTAG Port with internal Logic Analyzer (ispTRACY) capability. The sys

port which allows for serial or parallel device conﬁguration. The LatticeECP/EC devices use 1.2V as the

age.

or product names are trademarks or registered trademarks of their respective holders. The speciﬁcations and information herein are subject to change

www.latticesemi.com

2-1

Arch

Recommended Resources

Inverter circuit principle for lighting 12W fluorescent lamp

Broken alarm circuit

Automatic exhaust fan circuit

Common line paging circuit for minibuses and buses

Seven-segment display for multiplex operation of time differentiation circuit

Charging circuit composed of UBA2008 charging switch chip

Award-winning live broadcast | Beneng International launches millimeter-wave radar module based on Infineon technology, perfectly solving the pain points of the PIR market. Registration is open: Live broadcast with prizes | Beneng International launches millimeter-wave radar module based on Infineon technology, perfectly solving the pain points of the PIR market. Registration is open!Click he...; EEWORLD社区 Integrated technical exchanges

2013 Specialty Questions Sharing: [i=s]This post was last edited by paulhyde on 2014-9-15 03:01[/i] Competition topic sharing...; 小打小闹赢大奖 Electronics Design Contest

Application of PTR8000 in wireless remote control system: [i=s]This post was last edited by paulhyde on 2014-9-15 09:40[/i] Please take a look...; fhyfm Electronics Design Contest

What do you guys use to compile KW41z?: I looked at the examples provided by NXP, which include various compilation systems. There are examples for the SDK compilation system, but when it comes to the wireless part, there is no SDK. What co...; dontium NXP MCU

The principle of BLDC square wave sensorless control based on ADC sampling and integration: Author: Hardy Zhou This article mainly refers to the TIDA-010031 reference design and analyzes the principle of ADC sampling integral square wave non-sensing control to help everyone better complete s...; alan000345 Analogue and Mixed Signal

Direction of MSP430 ports: [align=left]Do the direction register and output register of the MSP430 port not interfere with each other? Can the output register be set to output data even if the port is set to input mode? [/align...; 量子阱 Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components