EEWORLDEEWORLDEEWORLD

Part Number

Search

AX500-1PQ208MX79

Description
Field Programmable Gate Array, 5376 CLBs, 286000 Gates, 763MHz, 8064-Cell, CMOS, PQFP208, 0.50 MM PITCH, PLASTIC, QFP-208
CategoryProgrammable logic devices    Programmable logic   
File Size6MB,230 Pages
ManufacturerActel
Websitehttp://www.actel.com/
Environmental Compliance
Download Datasheet Parametric View All

AX500-1PQ208MX79 Overview

Field Programmable Gate Array, 5376 CLBs, 286000 Gates, 763MHz, 8064-Cell, CMOS, PQFP208, 0.50 MM PITCH, PLASTIC, QFP-208

AX500-1PQ208MX79 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerActel
package instruction0.50 MM PITCH, PLASTIC, QFP-208
Reach Compliance Codeunknown
Other features500000 SYSTEM GATES AVAILABLE
maximum clock frequency763 MHz
Combined latency of CLB-Max0.84 ns
JESD-30 codeS-PQFP-G208
length28 mm
Humidity sensitivity level3
Configurable number of logic blocks5376
Equivalent number of gates286000
Number of entries115
Number of logical units8064
Output times115
Number of terminals208
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
organize5376 CLBS, 286000 GATES
Package body materialPLASTIC/EPOXY
encapsulated codeFQFP
Encapsulate equivalent codeQFP208,1.2SQ,20
Package shapeSQUARE
Package formFLATPACK, FINE PITCH
power supply1.5,1.5/3.3,2.5/3.3 V
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Certification statusNot Qualified
Maximum seat height4.1 mm
Maximum supply voltage1.575 V
Minimum supply voltage1.425 V
Nominal supply voltage1.5 V
surface mountYES
technologyCMOS
Temperature levelMILITARY
Terminal formGULL WING
Terminal pitch0.5 mm
Terminal locationQUAD
width28 mm
v2.8
Axcelerator Family FPGAs
u e
Leading-Edge Performance
350+ MHz System Performance
500+ MHz Internal Performance
High-Performance Embedded FIFOs
700 Mb/s LVDS Capable I/Os
Up to 2 Million Equivalent System Gates
Up to 684 I/Os
Up to 10,752 Dedicated Flip-Flops
Up to 295 kbits Embedded SRAM/FIFO
Manufactured on Advanced 0.15
μm
CMOS Antifuse
Process Technology, 7 Layers of Metal
Single-Chip, Nonvolatile Solution
Up to 100% Resource Utilization with 100% Pin Locking
1.5V Core Voltage for Low Power
Footprint Compatible Packaging
Flexible, Multi-Standard I/Os:
– 1.5V, 1.8V, 2.5V, 3.3V Mixed Voltage Operation
– Bank-Selectable I/Os – 8 Banks per Chip
– Single-Ended I/O Standards: LVTTL, LVCMOS, 3.3V
PCI, and 3.3V PCI-X
– Differential I/O Standards: LVPECL and LVDS
AX125
125,000
82,000
672
1,344
1,344
4
18,432
4
4
8
8
168
84
504
180
Specifications
Features
Voltage-Referenced I/O Standards: GTL+, HSTL
Class 1, SSTL2 Class 1 and 2, SSTL3 Class 1 and 2
– Registered I/Os
– Hot-Swap Compliant I/Os (except PCI)
– Programmable Slew Rate and Drive Strength on
Outputs
– Programmable Delay and Weak Pull-Up/Pull-Down
Circuits on Inputs
Embedded Memory:
– Variable-Aspect 4,608-bit RAM Blocks (x1, x2, x4,
x9, x18, x36 Organizations Available)
– Independent, Width-Configurable Read and Write Ports
– Programmable Embedded FIFO Control Logic
Segmentable Clock Resources
Embedded Phase-Locked Loop:
– 14-200 MHz Input Range
– Frequency Synthesis Capabilities up to 1 GHz
Deterministic, User-Controllable Timing
Unique In-System Diagnostic and Debug Capability
with Actel Silicon Explorer II
Boundary-Scan Testing Compliant with IEEE Standard
1149.1 (JTAG)
FuseLock
TM
Secure Programming Technology
Prevents Reverse Engineering and Design Theft
Table 1-1 •
Axcelerator Family Product Profile
Device
Capacity (in Equivalent System Gates)
Typical Gates
Modules
Register (R-cells)
Combinatorial (C-cells)
Maximum Flip-Flops
Embedded RAM/FIFO
Number of Core RAM Blocks
Total Bits of Core RAM
Clocks (Segmentable)
Hardwired
Routed
PLLs
I/Os
I/O Banks
Maximum User I/Os
Maximum LVDS Channels
Total I/O Registers
Package
CSP
PQFP
BGA
FBGA
CQFP
CCGA
AX250
250,000
154,000
1,408
2,816
2,816
12
55,296
4
4
8
8
248
124
744
AX500
500,000
286,000
2,688
5,376
5,376
16
73,728
4
4
8
8
336
168
1,008
AX1000
1,000,000
612,000
6,048
12,096
12,096
36
165,888
4
4
8
8
516
258
1,548
AX2000
2,000,000
1,060,000
10,752
21,504
21,504
64
294,912
4
4
8
8
684
342
2,052
208
256, 324
256, 484
208, 352
208
484, 676
208, 352
729
484, 676, 896
352
624
896, 1152
256, 352
624
October 2009
© 2009 Actel Corporation
i
See the Actel website for the latest version of the datasheet.
Why not open Lingyang's section?
Why not open a sub-forum for Lingyang? Many universities use this now....
子诺如歌 MCU
Sharing a complete set of video tutorials on C language, a benefit for self-learners!
C language is a general-purpose computer programming language with a wide range of applications. Today, I would like to share with you a C language video tutorial. Friends who choose to learn by thems...
深入细化 Embedded System
Does uboot copy the kernel to memory first and then count down?
Or count down first and then copy the kernel to the memory area from EEWORLD cooperation group: 49900581 group owner: wangkj...
不死小强 Embedded System
Simple and practical voice-controlled electronic doorbell circuit
[size=2]When using this circuit as a doorbell, there is no need to install a button switch in front of the door. Visitors only need to knock on the door and the doorbell will sound. The circuit is sho...
呱呱 DIY/Open Source Hardware
stm32 matrix keyboard
Design of matrix keyboard based on 32...
我不是灰太狼 stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 550  2433  1431  2294  67  12  49  29  47  2 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号