LFEC20E-3F900I datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > semiconductor> Programmable logic devices> LFEC20E-3F900I

LFEC20E-3F900I: DescriptionFPGA, 768 CLBS, 420 MHz, PQFP144; Categorysemiconductor Programmable logic devices; File Size480KB，117 Pages; ManufacturerLattice; Websitehttp://www.latticesemi.com

Download Datasheet Parametric View All

LFEC20E-3F900I Overview

FPGA, 768 CLBS, 420 MHz, PQFP144

LFEC20E-3F900I Parametric

Parameter Name	Attribute value
Number of functions	1
Number of terminals	144
Maximum operating temperature	85 Cel
Minimum operating temperature	0.0 Cel
Maximum supply/operating voltage	1.26 V
Minimum supply/operating voltage	1.14 V
Rated supply voltage	1.2 V
Processing package description	20 X 20 MM, TQFP-144
state	DISCONTINUED
packaging shape	SQUARE
Package Size	FLATPACK, LOW PROFILE, FINE PITCH
surface mount	Yes
Terminal form	GULL WING
Terminal spacing	0.5000 mm
terminal coating	TIN LEAD
Terminal location	QUAD
Packaging Materials	PLASTIC/EPOXY
Temperature level	OTHER
organize	768 CLBS
Maximum FCLK clock frequency	420 MHz
Number of configurable logic modules	768
Programmable logic type	FIELD PROGRAMMABLE GATE ARRAY
The maximum delay of a CLB module	0.4000 ns

Preview

Download Datasheet

View All

LatticeECP/EC Family Data Sheet

Version 01.3

LatticeECP/EC Family Data S

Archite

November 2004

Preliminary

Architecture Overview

The LatticeECP™-DSP and LatticeEC™ architectures contain an array of logic blocks surrounded by P

ble I/O Cells (PIC). Interspersed between the rows of logic blocks are rows of sysMEM Embedded

(EBR) as shown in Figures 2-1 and 2-2. In addition, LatticeECP-DSP supports an additional row of DS

shown in Figure 2-2.

There are two kinds of logic blocks, the Programmable Functional Unit (PFU) and Programmable Fun

without RAM/ROM (PFF). The PFU contains the building blocks for logic, arithmetic, RAM, ROM and re

tions. The PFF block contains building blocks for logic, arithmetic and ROM functions. Both PFU and

are optimized for ﬂexibility allowing complex designs to be implemented quickly and efﬁciently. Logic

arranged in a two-dimensional array. Only one type of block is used per row. The PFU blocks are used

side rows. The rest of the core consists of rows of PFF blocks interspersed with rows of PFU blocks

three rows of PFF blocks there is a row of PFU blocks.

Each PIC block encompasses two PIOs (PIO pairs) with their respective sysIO interfaces. PIO pairs on

right edges of the device can be conﬁgured as LVDS transmit/receive pairs. sysMEM EBRs are large de

memory blocks. They can be conﬁgured as RAM or ROM.

The PFU, PFF, PIC and EBR Blocks are arranged in a two-dimensional grid with rows and columns a

Figure 2-1. The blocks are connected with many vertical and horizontal routing channel resources. Th

route software tool automatically allocates these routing resources.

At the end of the rows containing the sysMEM Blocks are the sysCLOCK Phase Locked Loop (PLL) Bl

PLLs have multiply, divide and phase shifting capability; they are used to manage the phase relation

clocks. The LatticeECP/EC architecture provides up to four PLLs per device.

Every device in the family has a JTAG Port with internal Logic Analyzer (ispTRACY) capability. The sys

port which allows for serial or parallel device conﬁguration. The LatticeECP/EC devices use 1.2V as the

age.

or product names are trademarks or registered trademarks of their respective holders. The speciﬁcations and information herein are subject to change

www.latticesemi.com

2-1

Arch

Recommended Resources

Delay circuit using battery

Multiple switch control system circuit diagram

High and low frequency signal generator

Programmable power supply circuit

555 home appliance automatic start and stop timing circuit

Panasonic M12H power supply

[Share your experience] Solution to the problem of being unable to install st-link_v2 driver under Win8.1 - troublesome!: Recently, Microsoft has released Win8.1. Friends who like to try new things can have a good try. The following is the problem I encountered. I couldn't install the st-link_v2 driver under Win8.1. Late...; qinkaiabc stm32/stm8

This is my first time drawing a board. It’s a simple two-layer board. I hope everyone can take a look and give me some advice.: As shown in the figure, single layer display...; shaoshuashuaii PCB Design

Causes of PCB copper shedding: When the copper wire of PCB falls off (also known as copper shedding), all PCB brands will say it is a problem with the laminate and ask their production factory to bear the loss of the defect. Based ...; 造物工场kbidm PCB Design

Texas Instruments introduces industry's fastest 16-bit SAR ADC with up to 4MSPS: Data converters deliver 33% speed increase without sacrificing accuracyJuly 3, 2006, Beijing Recently, Texas Instruments (TI) announced the industry's fastest 16-bit successive approximation register ...; fighting Analogue and Mixed Signal

F6736 Timer A single-step error when debugging with IAR: When debugging F6736, I found that IAR had abnormal data errors when reading TA0R. That is, when single-stepping, the value of TA0R changes randomly, which should not happen. (Using low-speed pulses, ...; extranerd Microcontroller MCU

Error in debugging stm32f103rbt6, help: I bought a development board and played with it for two months last year. I had no problems no matter what I did. This year, I want to use this chip for a project. I want to verify some functions on t...; haohaohao123456 stm32/stm8

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components