2-Wire Serial 4K-Bit (512 x 8) CMOS Electrically Erasable PROM
AM24LC04
Features
• State- of- the- art architecture
- Non-volatile data storage
- Standard voltage and low voltage operation
(Vcc = 2.7V to 5.5V) for AM24LC04
• 2-wire I
2
C serial interface
- Provides bi-directional data transfer protocol
• 16-byte page write mode
- Minimizes total write time per word
• Self-timed write-cycle (including auto-erase)
• Durable and Reliable
- 40 years data retention
- Minimum of 1M write/erase cycles per word
- Unlimited read cycles
- ESD protection
• Low standby current
• Packages: PDIP-8L, SOP-8L, TSSOP-8L
General Description
The AM24LC04 is a non-volatile, 4096-bit serial
EEPROM with conforms to all specifications in I
2
C 2
wire protocol. The whole memory can be disabled
(Write Protected) by connecting the WP pin to Vcc.
This section of memory then becomes unalterable
unless WP is switched to Vss. The AM24LC04
communication protocol uses CLOCK(SCL) and
DATA I/O(SDA) lines to synchronously clock data
between
the
master
(for
example
a
microcomputer)and
the
slave
EEPROM
devices(s) .In addition, the bus structure allows for a
maximum of 16K of EEPROM memory. This
supports the family in 2K, 4K, 8K devices, allowing
the user to configure the memory as the application
requires with any combination of EEPROMs (not to
exceed 16K).
Anachip EEPROMs are designed and tested for
application requiring high endurance, high reliability,
and low power consumption.
Connection Diagram
NC
A1
A2
VSS
1
2
3
4
8
7
6
5
VCC
WP
SCL
SDA
Pin Assignments
Name
NC
A1, A2
VSS
SDA
SCL
WP
VCC
Description
No connect
Device address inputs
Ground
Data I/O
Clock input
Write protect
Power pin
PDIP / SOP / TSSOP
Ordering Information
AM 24 LC 04 X XX X
Operating Voltage
Type
Temp. grade
Blank : 0 C ~
+
70 C
I :
−
40
o
C ~
+
85
o
C
o
o
V :
−
40 C ~
+
125 C
o
o
Package
S: SOP-8L
N: PDIP-8L
TS: TSSOP-8L
Packing
Blank : Tube
A : Taping
LC: 2.7~5.5V, CMOS 04 =4K
This datasheet contains new product information. Anachip Corp. reserves the rights to modify the product specification without notice. No liability is assumed as a result of the use of
this product. No rights under any patent accompany the sale of the product.
Rev.A2 Oct
1/12
20, 2003
ATC
2-Wire Serial 4K-Bit (512 x 8) CMOS Electrically Erasable PROM
AM24LC04
Block Diagrams
WP
SDA
SCL
START
STOP
LOGIC
load
CONTROL
LOGIC
ck
inc
start cycle
H.V.
GENERATION
TIMING
&
CONTROL
A1
A2
SLAVE
ADDRESS
REGISTER
&
COMPARATOR
WORD
ADDRESS
COUNTER
XDEC
EEPROM
ARRAY
32x16x8
VCC
VSS
R/W ~ , device
address bit A0
YDEC
Din
DATA
REGISTER
DOUT
ACK
Dout
Absolute Maximum Ratings
Characteristics
Storage Temperature
Voltage with Respect to Ground
Symbol
T
S
Values
-65 to + 125
-0.3 to + 6.5
Unit
°C
V
Note:
These are STRESS rating only. Appropriate conditions for operating these devices given elsewhere may permanently damage the
part. Prolonged exposure to maximum ratings may affect device reliability.
Operating Conditions
Temperature under bias
AM24LC04
AM24LC04I
AM24LC04V
Values
0 to + 70
-40 to +85
-40 to +125
Unit
°C
°C
°C
Anachip Corp.
www.anachip.com.tw
2/12
Rev. A2 Oct
20, 2003
ATC
2-Wire Serial 4K-Bit (512 x 8) CMOS Electrically Erasable PROM
AM24LC04
Electrical Characteristics
DC Electrical Characteristics
(Vcc =2.7~5.5V, Ta = 25oC )
Parameter
Operating Current (Program) **
Operating Current (Read) **
Standby Current
Standby Current
Input Leakage
Output Leakage
Input Low Voltage**
Input High Voltage**
Output Low Voltage
Output Low Voltage
VCC Lockout Voltage
Symbol
I
CC1
I
CC2
I
SB1
I
SB2
I
IL
I
OL
V
IL
V
IH
V
OL1
V
OL2
V
LK
AM24LC04
Units
Min
Max
SCL = 100KHZ CMOS Input Levels
—
3
mA
SCL = 100KHZ CMOS Input Levels
—
200
µA
SCL=SDA=0V, Vcc=5V
—
10
µA
SCL=SDA=0V, Vcc=3V
—
1
µA
VIN = 0 V to VCC
-1
+1
µA
VOUT = 0 V to Vcc
-1
+1
µA
-0.1
Vcc x 0.3
V
Vcc x 0.7 V
CC
+ 0.2
V
IOL = 2.1mA TTL
—
0.4
V
IOL = 10uA CMOS
—
0.2
V
Programming Command Can Be
Default
—
V
Executed
Conditions
Note ** :
I
CC1
, I
CC2
, V
IL
min and V
IH
max are for reference only and are not tested.
Switching Characteristics
(Under Operating Conditions)
AC Electrical Characteristics
(Vcc =2.7~5.5V)
Parameter
Clock frequency
Clock high time
Clock low time
SDA and SCL rise time**
SDA and SCL fall time**
START condition hold time
START condition setup time
Data input hold time
Data input setup time
STOP condition setup time
Output valid from clock
Bus free time **
Data out hold time
Write cycle time
5V, 25ºC, Byte Mode
Symbol
Fscl
Thigh
Tlow
Tr
Tf
Thd:Sta
Tsu:Sta
Thd:Dat
Tsu:Dat
Tsu:Sto
Taa
Tbuf
Tdh
Twr
Endurance**
AM24LC04
Min
0
4000
4700
—
—
4000
4700
0
250
4000
300
4700
300
—
1M
Max
100
—
—
1000
300
—
—
—
—
—
3500
—
—
10
—
Units
kHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ms
write cycles
Note **:
This parameter is characterized and is not 100% tested.
Pin Capacitance **
( Ta= 25°C, f=250KHz )
Symbol
Parameter
C
OUT
Output capacitance
C
IN
Input capacitance
Note ** :
This parameter is characterized and is not 100% tested.
Max
5
5
Units
pF
pF
AC. Conditions of Test
Input Pulse Levels
Input Rise and Fall times
Input and Output Timming level
Output Load
Anachip Corp.
www.anachip.com.tw
Vcc x 0.1 to Vcc x 0.9
10 ns
Vcc x 0.5
1 TTL Gate and
CL = 100pf
Rev. A2 Oct
20, 2003
3/12
ATC
2-Wire Serial 4K-Bit (512 x 8) CMOS Electrically Erasable PROM
AM24LC04
Pin Descriptions
Serial Clock (SCL)
The SCL input is used to clock all data into and out
of the device.
Table A
Device
A0
A1
AM24LC02
ADR
ADR
AM24LC04
XP
ADR
AM24LC08
XP
XP
AM24LC16
XP
XP
ADR indicates the device address pin.
XP indicates that device address pin don’t
refers to an internal PAGE BLOCK
segment.
A2
ADR
ADR
ADR
XP
care but
memory
Serial Data (SDA)
SDA is a bidirection pin used to transfer data into
and out of the device.
It is an open drain output and may be wire-ORed
with any number of open drain or open collector
outputs. Thus, the SDA bus requires a pull-up
resistor to Vcc (typical 4.7KΩ for 100KHz)
Device Address Inputs (A0, A1, A2)
The following table (Table A) shows the active pins
across the AM24LCXX device family.
Write Protection (WP)
If WP is connected to Vcc, PROGRAM operation
onto the whole memory will not be executed. READ
operations are possible. If WP is connected to Vss,
normal memory operation is enabled, READ/WRITE
over the entire memory is possible.
Functional Description
Applications
ATC’s electrically erasable programmable read only
memories (EEPROMs) write protect function, two
write modes, three read modes, and a wide variety
of memory size. Typical applications for the I
2
C bus
and AM24LCXX memories are included in
SANs(small-area-networks), stereos, televisions,
automobiles and other scaled-down systems that
don't require tremendous speeds but instead cost
efficiency and design simplicity.
Endurance and Data Retention
The AM24LC04 is designed for applications
requiring up to 1M programming cycles (BYTE
WRITE and PAGE WRITE). It provides 40 years of
secure data retention without power.
Device Operation
The AM24LC04 support a bi-directional bus oriented
protocol. The protocol defines any device that sends
data onto the bus as a transmitter and the receiving
device as the receiver. The device controlling the
transfer is the master and the device that is
controlled is the slave. The master will always
initiate data transfers and provide the clock for both
transmit and receive operations. Therefore, the
AM24LC04 is considered a slave in all applications.
Anachip Corp.
www.anachip.com.tw
4/12
Rev. A2 Oct
20, 2003
Clock and Data Conventions
Data states on the SDA line can change only during
SCL LOW. SDA state changes during SCL HIGH
are reserved for indicating start and stop conditions.
(Shown in Figures 1 and 2)
Start Condition
A HIGH to LOW transition of the SDA line while the
clock (SCL) is HIGH determines a START condition.
All commands must be preceded by a START
condition. (Shown in Figure 2)
Stop Condition
A LOW to HIGH transition of the SDA line while the
clock (SCL) is HIGH determines a STOP condition.
All operations must be ended with a STOP condition.
(Shown in Figure 2)
ATC
2-Wire Serial 4K-Bit (512 x 8) CMOS Electrically Erasable PROM
AM24LC04
Functional Description (Continued)
Acknowledge
Each receiving device, when addressed, is obliged
to generate an acknowledge after the reception of
each byte. The master device must generate an
extra clock pulse which is associated with this
acknowledge bit. The device that acknowledges,
has to pull down the SDA line during the
acknowledge clock pulse in such a way that the
SDA line is stable LOW during the HIGH period of
the acknowledge related clock pulse. Of course,
setup and hold times must be taken into account. A
master must signal an end of data to the slave by
not generating an acknowledge bit on the last byte
that has been clocked out of the slave. In this case,
the slave must leave the data line HIGH to enable
the master to generate the STOP condition. (Shown
in Figure 3)
Devices Addressing
After generating a START condition, the bus master
transmits the slave address consisting of a 4-bit
device code (1010) for the AM24LC04, 3-bit device
address (A2 A1 A0) and 1-bit value indicating the
read or write mode. All I
2
C EEPROMs use and
internal protocol that defines a PAGE BLOCK size of
4K bits. The eighth bit of slave address determines if
the master device wants to read or write to the
AM24LC04. (Refer to table B).
The AM24LC04 monitor the bus for its
corresponding slave address all the time. It
generates an acknowledge bit if the slave address
was true and it is not in a programming mode.
Table B
Operation
Chip
R/W
Select
Read
1010
A2 A1 A0
1
Write
1010
A2 A1 A0
0
A1, A2 are used to access device address for
AM24LC04; A0 is no connect.
Control Code
Write Operations
Byte Write
Following the start signal from the master, the slave
address is placed onto the bus by the master
transmitter. This indicates to the addressed slave
receiver that a byte with a word address will follow
after it has generated a acknowledge bit during the
ninth clock cycle.
Therefore the next byte transmitted by the master is
the word address and will be written into the address
pointer of the AM24LC04. After receiving another
acknowledge signal from the AM24LC04 the master
device will transmit the data word to be written into
the addressed memory location. The AM24LC04
acknowledges again and the master generates a
stop condition. This initiates the internal write cycle,
and during this period the AM24LC04 will not
generate acknowledge signals. (Shown in Figure 4)
Page Write
The write control byte, word address and the first
data byte are transmitted to the AM24LC04 in the
same way as in a byte write. But instead of
generating a stop condition the master transmit up
to 16 data bytes to the AM24LC04 which are
temporarily stored in the on-chip page buffer and will
be written into the memory after the master has
Anachip Corp.
www.anachip.com.tw
5/12
transmitted a stop condition. After the receipt of
each byte, the four lower order address pointer bits
are internally incremented by one. The higher order
five bits of the word address remains constant. If the
master should transmit more than 16 bytes prior to
generating the stop condition, the address counter
will roll over and the previously received data will be
overwritten. As with the byte write operation, once
the stop condition is received an internal write cycle
will begin. (Shown in Figure 5).
Acknowledge Polling
Since the device will not acknowledge during a write
cycle, this can be used to determine when the cycle
is complete (this feature can be used to maximize
bus throughout). Once the stop condition for a write
command has been issued from the master, the
device initiates the internally timed write cycle. ACK
polling can be initiated immediately. This involves
the master sending a start condition followed by the
control byte for a write command (R/W = 0). If the
device is still busy with the write cycle , then no ACK
will returned. If the cycle is complete then the device
will return the ACK and the master can then proceed
京公网安备 11010802033920号
EEWORLD
