EEWORLDEEWORLDEEWORLD

Part Number

Search

LF3347QC15

Description
High-Speed Image Filter with Coefficient RAM
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size98KB,10 Pages
ManufacturerLOGIC Devices
Websitehttp://www.logicdevices.com/
Download Datasheet Parametric Compare View All

LF3347QC15 Overview

High-Speed Image Filter with Coefficient RAM

LF3347QC15 Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerLOGIC Devices
Parts packaging codeQFP
package instructionQFP, QFP120,1.2SQ,32
Contacts120
Reach Compliance Codecompli
ECCN code3A001.A.3
Other features2\'S COMPLEMENT
boundary scanNO
maximum clock frequency66.6666 MHz
External data bus width12
JESD-30 codeS-PQFP-G120
JESD-609 codee0
length28 mm
low power modeNO
Humidity sensitivity level3
Number of terminals120
Maximum operating temperature70 °C
Minimum operating temperature
Output data bus width16
Package body materialPLASTIC/EPOXY
encapsulated codeQFP
Encapsulate equivalent codeQFP120,1.2SQ,32
Package shapeSQUARE
Package formFLATPACK
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply3.3 V
Certification statusNot Qualified
Maximum seat height4.1 mm
Maximum slew rate150 mA
Maximum supply voltage3.6 V
Minimum supply voltage3 V
Nominal supply voltage3.3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formGULL WING
Terminal pitch0.8 mm
Terminal locationQUAD
Maximum time at peak reflow temperatureNOT SPECIFIED
width28 mm
uPs/uCs/peripheral integrated circuit typeDSP PERIPHERAL, DIGITAL FILTER
LF3347
DEVICES INCORPORATED
High-Speed Image Filter with Coefficient RAM
LF3347
DEVICES INCORPORATED
High-Speed Image Filter with Coefficient RAM
DESCRIPTION
The
LF3347
consists of an array of
four 12 x 12-bit registered multipliers
followed by two summers and a
32-bit accumulator. The LF3347
provides four 256 x 12-bit coefficient
banks which are capable of storing
256 different sets of filter coefficients
for the multiplier array. All multi-
plier data inputs are user accessible
and can be updated every clock cycle
with two’s complement data. The
pipelined architecture has fully
registered input and output ports and
an asynchronous three-state output
enable control to simplify the design
of complex systems.
A 32-bit accumulator allows cumula-
tive word growth which may be
internally rounded to 16-bits. Output
data is updated every clock cycle and
may be held under user control. The
data inputs/outputs and control
inputs are registered on the rising
edge of CLK. The Control/Coeffi-
cient Data Input,
CC
11-0
, is registered
on the rising edge of CCCLK.
The LF3347 is ideal for performing
pixel interpolation in image manipu-
lation and filtering applications. The
LF3347 can perform a bilinear inter-
polation of an image (4-pixel kernels)
at real-time video rates when used
FEATURES
u
83 MHz Data Input and Compu-
tation Rate
u
Four 12 x 12-bit Multipliers with
Individual Data and Coefficient
Inputs
u
Four 256 x 12-bit Coefficient Banks
u
32-bit Accumulator
u
Selectable 16-bit Data Output with
User-Defined Rounding and Limiting
u
u
u
u
Two’s Complement Operands
3.3 Volt Power Supply
5 Volt Tolerant I/O
120-pin PQFP
LF3347 B
LOCK
D
IAGRAM
12
CC
11-0
LD
CCCLK
ENBA
8
A
7-0
Coefficient
Bank 1
(256 x 12-bit)
ENB
1
12
2
D2
11-0
12
2
ENB
2
12
Coefficient
Bank 2
(256 x 12-bit)
D3
11-0
12
2
ENB
3
12
Coefficient
Bank 3
(256 x 12-bit)
D4
11-0
12
2
ENB
4
12
Coefficient
Bank 4
(256 x 12-bit)
LF
INTERFACE
D1
11-0
12
25
25
ACC
3
32
SELRND
3-0
4
4
4
Rounding
Selecting
Limiting
Circuit
Rounding/
Limiting
Registers
SELLMT
3-0
4
6
4
LMTEN
6
SHIFT
4-0
5
5
5
16
OCEN
OE
16
CLK
TO ALL REGISTERS
S
15-0
NOTE: NUMBERS IN REGISTERS INDICATE
NUMBER OF PIPELINE DELAYS
Video Imaging Products
1
08/16/2000–LDS.3347-G

LF3347QC15 Related Products

LF3347QC15 LF3347QC12 LF3347
Description High-Speed Image Filter with Coefficient RAM High-Speed Image Filter with Coefficient RAM High-Speed Image Filter with Coefficient RAM
Is it lead-free? Contains lead Contains lead -
Is it Rohs certified? incompatible incompatible -
Maker LOGIC Devices LOGIC Devices -
Parts packaging code QFP QFP -
package instruction QFP, QFP120,1.2SQ,32 QFP, QFP120,1.2SQ,32 -
Contacts 120 120 -
Reach Compliance Code compli compli -
ECCN code 3A001.A.3 3A001.A.3 -
Other features 2\'S COMPLEMENT 2\'S COMPLEMENT -
boundary scan NO NO -
maximum clock frequency 66.6666 MHz 83.3333 MHz -
External data bus width 12 12 -
JESD-30 code S-PQFP-G120 S-PQFP-G120 -
JESD-609 code e0 e0 -
length 28 mm 28 mm -
low power mode NO NO -
Humidity sensitivity level 3 3 -
Number of terminals 120 120 -
Maximum operating temperature 70 °C 70 °C -
Output data bus width 16 16 -
Package body material PLASTIC/EPOXY PLASTIC/EPOXY -
encapsulated code QFP QFP -
Encapsulate equivalent code QFP120,1.2SQ,32 QFP120,1.2SQ,32 -
Package shape SQUARE SQUARE -
Package form FLATPACK FLATPACK -
Peak Reflow Temperature (Celsius) NOT SPECIFIED NOT SPECIFIED -
power supply 3.3 V 3.3 V -
Certification status Not Qualified Not Qualified -
Maximum seat height 4.1 mm 4.1 mm -
Maximum slew rate 150 mA 150 mA -
Maximum supply voltage 3.6 V 3.6 V -
Minimum supply voltage 3 V 3 V -
Nominal supply voltage 3.3 V 3.3 V -
surface mount YES YES -
technology CMOS CMOS -
Temperature level COMMERCIAL COMMERCIAL -
Terminal surface Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) -
Terminal form GULL WING GULL WING -
Terminal pitch 0.8 mm 0.8 mm -
Terminal location QUAD QUAD -
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED -
width 28 mm 28 mm -
uPs/uCs/peripheral integrated circuit type DSP PERIPHERAL, DIGITAL FILTER DSP PERIPHERAL, DIGITAL FILTER -
DriverStudio3.1 cannot be started after several minutes of installation?
I am preparing to develop PCI. I installed VC++6 and DDK (too slow, took an entire afternoon). After installing DriverStudio3.1 in the evening, it prompted me to restart. I clicked OK and it restarted...
daymare Embedded System
Last night, the role of using the LM3S8962 board
Submit it to the organization!...
eeleader Microcontroller MCU
DSP from entry to master
Embedded development materials: DSP Introduction.pdf DSP Hardware.pdf DSP Interface.pdf DSP Application.pdf DSP Hardware.pdf ADC in DSP.pdf DAC in DSP.pdf Introduction.pdf Fast Fourier Transform.pdf H...
Benjoy DSP and ARM Processors
Integrated circuit naming method
Let's learn together...
wsxpl Test/Measurement
How to learn the official routines
I've been learning SDRAM recently. Since it's a Terasic development board, I've been following the official tutorials. However, the tutorials are almost indistinguishable, and for a novice like me, th...
xuan3731 FPGA/CPLD
Why does EVC suddenly stop prompting? How can I solve this problem?
The instant prompt function suddenly disappeared during the EVC development process? I don't know why. Please help me....
ryl_522 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 518  1593  987  2062  1878  11  33  20  42  38 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号