LF2247
DEVICES INCORPORATED
Image Filter with Coefficient RAM
LF2247
DEVICES INCORPORATED
Image Filter with Coefficient RAM
DESCRIPTION
The
LF2247
consists of an array of four
11 x 10-bit registered multipliers
followed by a summer and a 25-bit
accumulator. The LF2247 provides a
coefficient register file containing four
32 x 11-bit registers which are capable
of storing 32 different sets of filter
coefficients for the multiplier array.
All multiplier data inputs are user
accessible and can be updated every
clock cycle with either fractional or
integer two’s complement data. The
pipelined architecture has fully
registered input and output ports and
an asynchronous three-state output
enable control to simplify the design
of complex systems. The pipeline
latency for all inputs is five clock
cycles.
A 25-bit accumulator path allows
cumulative word growth which may
be internally rounded to 16 bits.
Output data is updated every clock
cycle and may be held under user
control. The data inputs/outputs and
control inputs are registered on the
rising edge of CLK. The Serial Data In
signal, SDIN, is registered on the
FEATURES
u
66 MHz Data Input and Compu-
tation Rate
u
Four 11 x 10-bit Multipliers with
Individual Data and Coefficient
Inputs and a 25-bit Accumulator
u
Four 32 x 11-bit Serially Loadable
Coefficient Registers
u
Fractional or Integer Two’s
Complement Operands
u
Package Styles Available:
• 84-pin PLCC, J-Lead
• 100-pin PQFP
1
2
3
4
5
LF2247 B
LOCK
D
IAGRAM
ENBA
5
A
4-0
COEFFICIENT REGISTER FILE
6
Coefficient
Register 1
(32 x 11-bit)
D1
9-0
10
ENB
1
11
Coefficient
Register 2
(32 x 11-bit)
ENB
2
11
Coefficient
Register 3
(32 x 11-bit)
ENB
3
11
Coefficient
Register 4
(32 x 11-bit)
ENB
4
11
SDIN
SEN
SCLK
7
SEN
SCLK
D2
9-0
10
SEN
SCLK
D3
9-0
10
SEN
SCLK
D4
9-0
10
8
9
10
22
ACC
22
11
25
OCEN
FSEL
MS
LS
OEN
16
CLK
TO ALL REGISTERS
(EXCEPT COEFFICIENT REGISTERS)
S
15-0
Video Imaging Products
1
08/16/2000–LDS.2247-H
LF2247
DEVICES INCORPORATED
Image Filter with Coefficient RAM
Inputs
D1
9-0
– D4
9-0
— Data Input
F
IGURE
1
A
.
I
NPUT
F
ORMATS
Data
Coefficient
Fractional Two's Complement (FSEL = 0)
9 8 7
–2
0
2
–1
2
–2
(Sign)
2 1 0
2
–7
2
–8
2
–9
10 9 8
–2
1
2
0
2
–1
(Sign)
2 1 0
2
–7
2
–8
2
–9
D1–D4 are the 10-bit registered data
input ports. Data is latched on the
rising edge of CLK.
A
4-0
— Row Address
A
4-0
determines which row of data in
the coefficient register file is used to
feed data to the multiplier array. A
4-0
is latched on the rising edge of CLK.
When a new row address is loaded
into the row address register, data
from the register file will be latched
into the multiplier input registers on
the next rising edge of CLK.
SDIN — Serial Data Input
SDIN is used to serially load data into
the coefficient registers. Data present
on SDIN is shifted into the coefficient
register file on the rising edge of SCLK
when SEN is LOW. The 11-bit coeffi-
cients are loaded into the coefficient
register file in 16-bit words as shown
in Figure 2. The five most significant
bits of the first 16-bit word determine
which row the data is written to in the
coefficient registers. Note that the five
most significant bits of the remaining
three 16-bit words are ignored. After
all four 16-bit words are shifted into
the register file, the lower eleven bits
of each word (the coefficient data) are
stored into the coefficient registers.
Outputs
S
15-0
— Data Output
S
15-0
is the 16-bit registered data
output port.
Controls
ENB
1
–ENB
4
— Data Input Enables
The ENB
N
(
N
= 1, 2, 3, or 4) inputs
allow the DN registers to be updated
on each clock cycle. When ENB
N
is
LOW, data on DN
9-0
is latched into
Integer Two's Complement (FSEL = 1)
9 8 7
–2
9
2
8
2
7
(Sign)
2 1 0
2
2
2
1
2
0
10 9 8
–2
10
2
9
2
8
(Sign)
2 1 0
2
2
2
1
2
0
F
IGURE
1
B
.
O
UTPUT
F
ORMATS
Fractional Two's Complement (FSEL = 0)
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
–2
6
2
5
2
4
2
3
2
2
2
1
2
0
2
–1
2
–2
2
–3
2
–4
2
–5
2
–6
2
–7
2
–8
2
–9
(Sign)
Integer Two's Complement (FSEL = 1)
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
–2
15
2
14
2
13
2
12
2
11
2
10
2
9
2
8
2
7
2
6
2
5
2
4
2
3
2
2
2
1
2
0
(Sign)
rising edge of SCLK. The LF2247
operates at a clock rate of 66 MHz
over the full temperature and supply
voltage ranges.
The LF2247 is applicable for perform-
ing pixel interpolation in image
manipulation and filtering applica-
tions. The LF2247 can perform a
bilinear interpolation of an image (4-
pixel kernels) at real-time video rates
when used with an image resampling
sequencer. Larger kernels or more
complex functions can be realized by
utilizing multiple devices.
Unrestricted access to all data ports
and an addressable coefficient register
file provides the LF2247 with consid-
erable flexibility in applications such
as digital filters, adaptive FIR filters,
mixers, and other similar systems
requiring high-speed processing.
SIGNAL DEFINITIONS
Power
V
CC
and GND
+5 V power supply. All pins must be
connected.
Clocks
CLK — Master Clock
The rising edge of CLK strobes all
enabled registers except for the
coefficient registers.
SCLK — Serial Clock
The rising edge of SCLK shifts data
into and through the coefficient
register file when it is enabled for
serial data shifting.
Video Imaging Products
-2
08/16/2000–LDS.2247-H
LF2247
DEVICES INCORPORATED
Image Filter with Coefficient RAM
F
IGURE
2.
S
ERIAL
D
ATA
F
ORMAT
FIRST 16-BIT WORD
SECOND 16-BIT WORD
the DN register on the rising edge of
CLK. When ENB
N
is HIGH, data on
DN
9-0
is not latched into the DN
register and the register contents will
not be changed.
ENBA — Row Address Input Enable
The ENBA input allows the row
address register to be updated on each
clock cycle. When ENBA is LOW,
data on A
4-0
is latched into the row
address register on the rising edge of
CLK. When ENBA is HIGH, data on
A
4-0
is not latched into the row
address register and the register
contents will not be changed.
OEN — Output Enable
When OEN is LOW, S
15-0
is enabled
for output. When OEN is HIGH, S
15-0
is placed in a high-impedance state.
OCEN — Clock Enable
When OCEN is LOW, data in the pre-
mux register (accumulator output) is
loaded into the output register on the
next rising edge of CLK. When OCEN
is HIGH, data in the pre-mux register
is held preventing the output
register’s contents from changing (if
FSEL does not change). Accumulation
continues internally as long as ACC is
HIGH, despite the state of OCEN.
FSEL — Format Select
When FSEL is LOW, the data input
during the current clock cycle is
assumed to be in fractional two’s
complement format, and the upper 16
bits of the accumulator are presented
at the output. Rounding of the
accumulator result to 16 bits is per-
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
0 0 0 1 0 1 1 1 1 1 1 0 1 1 0 0 X X X X X 0 0 0 1 0 0 0 1 1 0 0
ROW
ADDRESS
DATA FOR
COEFFICIENT REGISTER 4
DON'T
CARES
DATA FOR
COEFFICIENT REGISTER 3
1
THIRD 16-BIT WORD
FOURTH 16-BIT WORD
2
33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64
X X X X X 0 0 1 1 0 1 0 0 1 0 0 X X X X X 1 1 1 1 1 1 0 0 1 0 0
DON'T
CARES
DATA FOR
COEFFICIENT REGISTER 2
DON'T
CARES
DATA FOR
COEFFICIENT REGISTER 1
3
4
SHOWN IS SERIAL DATA STREAM TO LOAD ROW ADDRESS 2 WITH:
COEFFICIENT REGISTER 1 = 7E4
COEFFICIENT REGISTER 2 = 1A4
COEFFICIENT REGISTER 3 = 08C
COEFFICIENT REGISTER 4 = 7EC
5
formed if the accumulator control
input ACC is LOW. When FSEL is
HIGH, the data input is assumed to be
in integer two’s complement format,
and the lower 16 bits of the accumula-
tor are presented at the output. No
rounding is performed when FSEL is
HIGH.
ACC — Accumulator Control
The ACC input determines whether
internal accumulation is performed on
the data input during the current
clock cycle. If ACC is LOW, no
accumulation is performed, the prior
accumulated sum is cleared, and the
current sum of products is output. If
FSEL is also LOW, one-half LSB
rounding to 16 bits is performed on
the result. When ACC is HIGH, the
emerging product is added to the sum
of the previous products, without
additional rounding.
SEN — Serial Input Enable
The SEN input enables the shifting of
serial data through the registers in the
coefficient register file. When SEN is
LOW, serial data on SDIN is shifted
into the coefficient register file on the
rising edge of SCLK. SEN must
remain LOW until all four coefficients
have been clocked in. SEN does not
need to be pulsed between consecu-
tive data sets. It can remain LOW
while the entire register file is loaded
by a constant bit stream. When SEN is
HIGH, data can not be shifted into the
register file and the register file’s
contents will not be changed. When
enabling the coefficient register file for
serial data input, the LF2247 requires
a HIGH to LOW transition of SEN in
order to function properly. Therefore,
SEN needs to be set HIGH immedi-
ately after power up to ensure proper
operation of the serial input circuitry.
6
7
8
9
10
11
Video Imaging Products
3
08/16/2000–LDS.2247-H
LF2247
DEVICES INCORPORATED
Image Filter with Coefficient RAM
M
AXIMUM
R
ATINGS
Above which useful life may be impaired (Notes 1, 2, 3, 8)
Storage temperature ........................................................................................................... –65°C to +150°C
Operating ambient temperature ........................................................................................... –55°C to +125°C
V
CC
supply voltage with respect to ground ............................................................................ –0.5 V to +7.0 V
Input signal with respect to ground ............................................................................... –0.5 V to V
CC
+ 0.5 V
Signal applied to high impedance output ...................................................................... –0.5 V to V
CC
+ 0.5 V
Output current into low outputs ............................................................................................................. 25 mA
Latchup current ............................................................................................................................... > 400 mA
O
PERATING
C
ONDITIONS
To meet specified electrical and switching characteristics
Mode
Active Operation, Commercial
Active Operation, Military
Temperature Range
(Ambient)
0°C to +70°C
–55°C to +125°C
Supply
Voltage
4.75 V
≤
V
CC
≤
5.25 V
4.50 V
≤
V
CC
≤
5.50 V
E
LECTRICAL
C
HARACTERISTICS
Over Operating Conditions (Note 4)
Symbol
V
OH
V
OL
V
IH
V
IL
I
IX
I
OZ
I
CC1
I
CC2
C
IN
C
OUT
Parameter
Output High Voltage
Output Low Voltage
Input High Voltage
Input Low Voltage
Input Current
Output Leakage Current
V
CC
Current, Dynamic
V
CC
Current, Quiescent
Input Capacitance
Output Capacitance
(Note 3)
Test Condition
V
CC
= Min.,
I
OH
= –2.0 mA
V
CC
= Min.,
I
OL
= 4.0 mA
Min
2.4
Typ
Max
Unit
V
0.4
2.0
0.0
V
CC
0.8
±10
±40
100
6.0
10
10
V
V
V
µA
µA
mA
mA
pF
pF
Ground
≤
V
IN
≤
V
CC
(Note 12)
Ground
≤
V
OUT
≤
V
CC
(Note 12)
(Notes 5, 6)
(Note 7)
T
A
= 25°C, f = 1 MHz
T
A
= 25°C, f = 1 MHz
Video Imaging Products
-4
08/16/2000–LDS.2247-H
432109876543210987654321
432109876543210987654321
432109876543210987654321
*D
ISCONTINUED
S
PEED
G
RADE
Symbol
Symbol
S
15-0
HIGH IMPEDANCE
1098765432109876543210987654321
1098765432109876543210987654321
1098765432109876543210987654321
1098765432109876543210987654321
1098765432109876543210987654321
1098765432109876543210987654321
1098765432109876543210987654321
1098765432109876543210987654321
1098765432109876543210987654321
1098765432109876543210987654321
1098765432109876543210987654321
1098765432109876543210987654321
1098765432109876543210987654321
1098765432109876543210987654321
1098765432109876543210987654321
1098765432109876543210987654321
1098765432109876543210987654321
1098765432109876543210987654321
1098765432109876543210987654321
1098765432109876543210987654321
1098765432109876543210987654321
1098765432109876543210987654321
1098765432109876543210987654321
1098765432109876543210987654321
1098765432109876543210987654321
1098765432109876543210987654321
1098765432109876543210987654321
1098765432109876543210987654321
1098765432109876543210987654321
1098765432109876543210987654321
1098765432109876543210987654321
1098765432109876543210987654321
Min
6543210987654321
6543210987654321
6543210987654321
6543210987654321
6543210987654321
6543210987654321
6543210987654321
6543210987654321
6543210987654321
6543210987654321
6543210987654321
6543210987654321
6543210987654321
6543210987654321
6543210987654321
6543210987654321
6543210987654321
6543210987654321
6543210987654321
6543210987654321
6543210987654321
6543210987654321
6543210987654321
6543210987654321
6543210987654321
6543210987654321
6543210987654321
6543210987654321
6543210987654321
543210987654321
6543210987654321
6543210987654321
6
Min
DEVICES INCORPORATED
M
ILITARY
O
PERATING
R
ANGE
(–55°C to +125°C)
Notes 9, 10 (ns)
C
OMMERCIAL
O
PERATING
R
ANGE
(0°C to +70°C)
Notes 9, 10 (ns)
S
WITCHING
W
AVEFORMS
:
SWITCHING CHARACTERISTICS
t
ENA
t
DIS
t
D
t
H
t
S
t
PWH
t
PWL
t
CYC
t
ENA
t
DIS
t
D
t
H
t
S
t
PWH
t
PWL
t
CYC
CONTROLS
(Except OEN)
D1
9-0
– D4
9-0
OEN
Three-State Output Enable Delay
(Note 11)
Three-State Output Disable Delay
(Note 11)
Output Delay
Input Hold Time
Input Setup Time
Clock Pulse Width High
Clock Pulse Width Low
Cycle Time
Parameter
Parameter
Three-State Output Enable Delay
(Note 11)
Three-State Output Disable Delay
(Note 11)
Output Delay
Input Hold Time
Input Setup Time
Clock Pulse Width High
Clock Pulse Width Low
Cycle Time
CLK
A
4-0
t
S
A
N+1
D
N
t
H
1
D
ATA
I/O
D
N+1
A
N+2
2
t
DIS
5
t
PWH
3
t
CYC
t
ENA
t
PWL
10
15
33
10
Image Filter with Coefficient RAM
0
33*
4
Max
15
15
15
S
N–1
Video Imaging Products
Min
10
15
33
10
10
10
25
0
0
8
LF2247–
25
t
D
33*
5
Max
Max
15
15
15
15
15
13
LF2247–
S
N
Min
Min
08/16/2000–LDS.2247-H
10
10
25
15
0
8
7
0
7
5
6
LF2247
25*
15
S
N+1
Max
Max
15
15
13
15
15
11
11
10
9
8
7
6
5
4
3
2
1
京公网安备 11010802033920号
EEWORLD
