SN74LVC32A datasheet, PDF - EEWORLD Datasheet

EEWORLDEEWORLD

Datasheet

Datasheet> All Categories > semiconductor> logic> SN74LVC32A

SN74LVC32A: DescriptionSN74LVC32A Quadruple 2-Input Positive-OR Gate; Categorysemiconductor logic; File Size1MB，32 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/; Environmental Compliance

Stay tuned Parametric Compare

SN74LVC32A Overview

SN74LVC32A Quadruple 2-Input Positive-OR Gate

SN74LVC32A Parametric

Parameter Name	Attribute value
Features	Partial Power Down (Ioff),Over-Voltage Tolerant Inputs,Ultra High Speed (tpd <5ns)
Technology Family	LVC
Data rate(Max)(Mbps)	100
Output type	Push-Pull
Rating	Catalog
IOL(Max)(mA)	24
Approx. price(US$)	0.08 \| 1ku
Package Group	SOIC\|14,SO\|14,SSOP\|14,TSSOP\|14,VQFN\|14
Input type	Standard CMOS
IOH(Max)(mA)	-24
VCC(Min)(V)	1.65
VCC(Max)(V)	3.6
Operating temperature range(C)	-40 to 125
Channels(#)	4
Inputs per channel	2

SN74LVC32A Related Products

	SN74LVC32A	5962-9761801Q2A	5962-9761801QCA	5962-9761801QDA	SNJ54LVC32AFK	SNJ54LVC32AJ	SNJ54LVC32AW	SN54LVC32A
Description	SN74LVC32A Quadruple 2-Input Positive-OR Gate	QUADRUPLE 2-INPUT POSITIVE-OR GATES 20-LCCC -55 to 125	QUADRUPLE 2-INPUT POSITIVE-OR GATES 14-CDIP -55 to 125	QUADRUPLE 2-INPUT POSITIVE-OR GATES 14-CFP -55 to 125	QUADRUPLE 2-INPUT POSITIVE-OR GATES 20-LCCC -55 to 125	QUADRUPLE 2-INPUT POSITIVE-OR GATES 14-CDIP -55 to 125	QUADRUPLE 2-INPUT POSITIVE-OR GATES 14-CFP -55 to 125	SN54LVC32A QUADRUPLE 2-INPUT POSITIVE-OR GATES
Brand Name	-	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	-
Parts packaging code	-	QLCC	DIP	DFP	QLCC	DIP	DFP	-
package instruction	-	QCCN, LCC20,.35SQ	DIP, DIP14,.3	DFP, FL14,.3	QCCN, LCC20,.35SQ	DIP, DIP14,.3	DFP, FL14,.25	-
Contacts	-	20	14	14	20	14	14	-
Reach Compliance Code	-	not_compliant	not_compliant	not_compliant	not_compliant	not_compliant	not_compliant	-
Factory Lead Time	-	6 weeks	6 weeks	26 weeks	6 weeks	6 weeks	26 weeks	-
series	-	LVC/LCX/Z	LVC/LCX/Z	LVC/LCX/Z	LVC/LCX/Z	LVC/LCX/Z	LVC/LCX/Z	-
JESD-30 code	-	S-CQCC-N20	R-GDIP-T14	R-GDFP-F14	S-CQCC-N20	R-GDIP-T14	R-GDFP-F14	-
length	-	8.89 mm	19.56 mm	9.21 mm	8.89 mm	19.56 mm	9.21 mm	-
Load capacitance (CL)	-	50 pF	50 pF	50 pF	50 pF	50 pF	50 pF	-
Logic integrated circuit type	-	OR GATE	OR GATE	OR GATE	OR GATE	OR GATE	OR GATE	-
MaximumI(ol)	-	0.024 A	0.024 A	0.024 A	0.024 A	0.024 A	0.024 A	-
Number of functions	-	4	4	4	4	4	4	-
Number of entries	-	2	2	2	2	2	2	-
Number of terminals	-	20	14	14	20	14	14	-
Maximum operating temperature	-	125 °C	125 °C	125 °C	125 °C	125 °C	125 °C	-
Minimum operating temperature	-	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C	-
Package body material	-	CERAMIC, METAL-SEALED COFIRED	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED	-
encapsulated code	-	QCCN	DIP	DFP	QCCN	DIP	DFP	-
Encapsulate equivalent code	-	LCC20,.35SQ	DIP14,.3	FL14,.3	LCC20,.35SQ	DIP14,.3	FL14,.25	-
Package shape	-	SQUARE	RECTANGULAR	RECTANGULAR	SQUARE	RECTANGULAR	RECTANGULAR	-
Package form	-	CHIP CARRIER	IN-LINE	FLATPACK	CHIP CARRIER	IN-LINE	FLATPACK	-
method of packing	-	TUBE	TUBE	TUBE	TUBE	TUBE	TUBE	-
Peak Reflow Temperature (Celsius)	-	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	-
power supply	-	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	-
Maximum supply current (ICC)	-	0.01 mA	0.01 mA	0.01 mA	0.01 mA	0.01 mA	0.01 mA	-
Prop。Delay @ Nom-Sup	-	3.8 ns	3.8 ns	3.8 ns	3.8 ns	3.8 ns	3.8 ns	-
propagation delay (tpd)	-	4.4 ns	4.4 ns	4.4 ns	4.4 ns	4.4 ns	4.4 ns	-
Certification status	-	Qualified	Qualified	Qualified	Not Qualified	Not Qualified	Not Qualified	-
Schmitt trigger	-	NO	NO	NO	NO	NO	NO	-
Filter level	-	MIL-PRF-38535 Class Q	MIL-PRF-38535 Class Q	MIL-PRF-38535 Class Q	MIL-PRF-38535	MIL-PRF-38535	MIL-PRF-38535	-
Maximum seat height	-	2.03 mm	5.08 mm	2.03 mm	2.03 mm	5.08 mm	2.03 mm	-
Maximum supply voltage (Vsup)	-	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V	-
Minimum supply voltage (Vsup)	-	2 V	2 V	2 V	2 V	2 V	2 V	-
Nominal supply voltage (Vsup)	-	2.7 V	2.7 V	2.7 V	2.7 V	2.7 V	2.7 V	-
surface mount	-	YES	NO	YES	YES	NO	YES	-
technology	-	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	-
Temperature level	-	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY	-
Terminal form	-	NO LEAD	THROUGH-HOLE	FLAT	NO LEAD	THROUGH-HOLE	FLAT	-
Terminal pitch	-	1.27 mm	2.54 mm	1.27 mm	1.27 mm	2.54 mm	1.27 mm	-
Terminal location	-	QUAD	DUAL	DUAL	QUAD	DUAL	DUAL	-
Maximum time at peak reflow temperature	-	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	-
width	-	8.89 mm	6.67 mm	5.97 mm	8.89 mm	6.67 mm	5.97 mm	-
Base Number Matches	-	1	1	1	1	1	1	-

Recommended Resources

USB interface circuit design of FT245BM and FPGA

Rectifier circuit a for bipolar voltage output from a double-winding transformer

Three-phase asynchronous motor atypical control circuit_2

KTYL81-210 temperature sensor is used in A/D converter temperature compensation circuit

3W DC lighting

Undervoltage dedicated integrated chip MC3X164 series internal circuit block diagram

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components