Ordering number : EN*5218
CMOS LSI
LC9948G
1/5" Optical Size CCIR B/W
Solid-State Image Sensor
Preliminary
Overview
The LC9948G is a 1/5" optical size frame transfer type
CCD (charge-coupled device) solid-state image sensor
developed for use in B/W video cameras.
Package Dimensions
unit: mm
3217
[LC9948G]
Features
• Effective number of pixels (total pixels): 499 H
×
582 V
(532 H
×
600 V)
• Number of optical black pixels:
Horizontal direction: Front: 7 pixels
Back: 26 pixels
Vertical direction:
Front: 14 pixels
Back: 4 pixels
• Dummy bits: Horizontal direction: 4 pixels
• Horizontal resolution: 380 TV lines
• Supports miniature, compact camera designs.
• Package: 20-pin half-pitch transparent DIP
• Horizontal shift register: 5 V operation
• Supports variable-speed electronic shutter operation
Device Structure
•
•
•
•
•
1/5" type frame transfer CCD image sensor
Unit cell size: 5.8 µm (H)
×
3.75 µm (V)
Chip size: 4.18 mm (H)
×
5.10 mm (V)
Parallel gate CCD sensor
Built-in high-sensitivity output amplifier
Specifications
Absolute Maximum Ratings
at Ta = 25°C, V
SS
= 0 V
Parameter
Symbol
V
DD
V
GG
Maximum supply voltage
NSUB-PW
NSUB - ø1 to ø4,
øS1 to øS4:
Horizontal clock pin
Other clock pins
Other pins
Operating temperature
Storage temperature
Topr
Tstg
øR
V
PW
= 0 V
V
PW
= 0 V
V
PW
= 0 V
V
PW
= 0 V
V
PW
= 0 V
Conditions
Ratings
–0.3 to +18
–0.3 to +5
–0.3 to +50
–0.3 to +55
–0.3 to +18
–15 to +18
–0.3 to +10
–10 to +60
–30 to +80
Unit
V
V
V
V
V
V
V
°C
°C
SANYO Electric Co.,Ltd. Semiconductor Bussiness Headquarters
TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN
22896HA (OT) No.5218-1/10
LC9948G
Specifications
Clock Voltage Conditions
at frame frequency = 3.55 MHz
Parameter
Image area clock
ø1, ø2, ø3, ø4
Storage area clock
øS1, øS2
Storage area clock
øS3, øS4
Horizontal register
øH1, øH2
Reset gate clock
øR
N-Substrate clock
Pulse amplitude
Low level
Pulse amplitude
Low level
Pulse amplitude
Low level
Pulse amplitude
Low level
Pulse amplitude
Low level
High level
Low level
Symbol
V
PIF
V
LIF
V
PSL
V
LSL
V
PSL
V
LSL
V
PH
V
LH
V
PR
V
LR
V
HSUB
*2
Conditions
*1
min
14.0
–10.0
14.0
–7.0
14.0
–8.0
4.5
0
4.5
3.6
typ
14.5
–9.5
14.5
–6.5
14.5
–7.5
5.0
0
5.0
4.0
max
15.0
–9.0
15.0
–6.0
15.0
–7.0
5.5
0.5
5.5
4.4
40.0
Unit
V
V
V
V
V
V
V
V
V
V
V
V
V
LSUB
See Figure 1
30.0
17.5
18.0
18.5
Note: 1. Insert 47 pF capacitors as shown in Figure 2.
2. Adjust V
HSUB
within the range where image degradation does not occur so that the saturated output level is maximized.
Figure 1
Figure 2
No.5218-4/10
LC9948G
Bias Conditions
Parameter
P-well
Output circuit voltage
OG bias
Symbol
V
PW
V
DD
V
GG
V
OG
*1
*2
*2
14.5
0.5
4.5
Conditions
min
typ
0
15.0
0.8
5.0
15.5
1.1
5.5
max
Unit
V
V
V
V
Note: 1. Design applications so that this level never exceeds the substrate pulse low level V
LSUB
.
2. These are high-impedance inputs.
DC Characteristics
Parameter
DC operating current
Symbol
I
DD
Conditions
min
2.5
typ
4.5
max
6.5
Unit
mA
Drive Pulse Waveform Standards
Note:
VP: pulse amplitude
VL: low level
Figure 3 Pulse Waveform
t
WH
typ
167
143
167
143
143
143
143
143
1.4
1.4
62.5
62.5
10
50
50
9.9
4.2
t
WL
typ
102
117
102
117
117
117
117
117
62.5
62.5
1.4
1.4
88
50
50
19.99*
19.99*
t
r
typ
6.5
11
6.5
11
11
11
11
11
30
30
30
30
4
3
3
0.07
0.07
t
f
typ
6.5
11
6.5
11
11
11
11
11
30
30
30
30
4
3
3
1
1
Reset pulse
During horizontal transfers
Slice pulse* value is in ms units.
Shutter pulse* value is in ms units.
ns
The values enclosed in dark lines are in µs units and apply
during 1H line transfers.
ns
During frame drive
When the frame shift frequency is 3.55 MHz
ns
During frame drive
When the frame shift frequency is 3.55 MHz
ns
Symbol
ø1
ø2
ø3
ø4
øS1
øS2
øS3
øS4
øS1
øS2
øS3
øS4
øR
øH1
øH2
øNSUB
øNSUB
Conditions
Unit
µs
µs
No.5218-5/10
京公网安备 11010802033920号
EEWORLD
