EEWORLDEEWORLDEEWORLD

Part Number

Search

5962-9559507HMA

Description
SRAM Module, 128KX32, 35ns, CMOS, CQFP68, CERAMIC, QFP-68
Categorystorage    storage   
File Size187KB,33 Pages
ManufacturerWhite Microelectronics
Download Datasheet Parametric View All

5962-9559507HMA Overview

SRAM Module, 128KX32, 35ns, CMOS, CQFP68, CERAMIC, QFP-68

5962-9559507HMA Parametric

Parameter NameAttribute value
package instructionCERAMIC, QFP-68
Reach Compliance Codeunknown
Maximum access time35 ns
Other featuresUSER CONFIGURABLE AS 512K X 8
Spare memory width16
JESD-30 codeS-CQFP-G68
JESD-609 codee0
memory density4194304 bit
Memory IC TypeSRAM MODULE
memory width32
Number of functions1
Number of terminals68
word count131072 words
character code128000
Operating modeASYNCHRONOUS
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
organize128KX32
Package body materialCERAMIC, METAL-SEALED COFIRED
Package shapeSQUARE
Package formFLATPACK
Parallel/SerialPARALLEL
Certification statusNot Qualified
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelMILITARY
Terminal surfaceTIN LEAD
Terminal formGULL WING
Terminal locationQUAD
Base Number Matches1
REVISIONS
LTR
F
G
H
DESCRIPTION
Added device type 11. Added vendor CAGE code 0EU86 for device
types 05 through 09. -sld
Add note to paragraph 1.2.2 and table I, conditions. Add case
outline 9.
Correct figure 1, case outline M diagram, adding dimension "c", lead
thickness. Change figure 1, case outline M, A2 maximum dimension
from 0.015" to 0.025" and clarify A2 dimension in note 3.
Figure 1, case outline 9; changed the min limit for dimensions D2/E2
from 0.990 inches to 0.980 inches. Added vendor cage 88379 for the
case outline 9. Updated paragraph 1.2.3 to describe the five class
levels. -sld
Added device types 12 through 18. -sld
DATE (YR-MO-DA)
99-09-07
00-04-06
00-06-14
APPROVED
Raymond Monnin
Raymond Monnin
Raymond Monnin
J
01-05-06
Raymond Monnin
K
01-11-14
Raymond Monnin
REV
SHEET
REV
SHEET
REV STATUS
OF SHEETS
PMIC N/A
K
15
K
16
K
17
K
18
REV
SHEET
PREPARED BY
Steve L. Duncan
CHECKED BY
Michael C. Jones
K
19
K
20
K
21
K
1
K
22
K
2
K
23
K
3
K
24
K
4
K
25
K
5
K
26
K
6
K
7
K
8
K
9
K
10
K
11
K
12
K
13
K
14
STANDARD
MICROCIRCUIT
DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
POST OFFICE BOX 3990
COLUMBUS, OHIO 43216-5000
THIS DRAWING IS
AVAILABLE
FOR USE BY ALL
DEPARTMENTS
AND AGENCIES OF THE
DEPARTMENT OF DEFENSE
AMSC N/A
APPROVED BY
Kendall A. Cottongim
MICROCIRCUIT, HYBRID, MEMORY,
DIGITAL, STATIC RANDOM ACCESS
MEMORY, CMOS, 128K x 32-BIT
DRAWING APPROVAL DATE
95-07-19
REVISION LEVEL
K
SIZE
A
SHEET
CAGE CODE
67268
1 OF
26
5962-95595
DSCC FORM 2233
APR 97
DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.
5962-E622-01
CE MFC button transparency issue
In the CE6.0 platform, the interface written by MFC, the button is transparent, 1. The method used is, in WM_CTLCOLOR, the button's BRUSH returns HOLLOW_BRUSH, SetBkMode(hdc, TRANSPARENT); 2. In OnIni...
jb2680 Embedded System
Regarding the discussion of optocoupler PS8601, please give me some advice
[table=98%][tr=#fafbfb][td][color=#000000][size=9pt]Question: 1. Are the optocoupler collector current IC and the optocoupler output current Io the same parameter? 2. Is the collector current IC relat...
安_然 Analog electronics
Please provide me with the Chinese manual for Hitachi's H8S!
Now I want to develop H8S chip, the reference material is in English, if you know, please provide it, thank you, by the way, it would be best if you can provide some DEMO development examples, thank y...
huajame Embedded System
DSP Learning (1) Introduction to Digital Signal Processors (DSPs)
Chapter 1 Introduction to Digital Signal Processors (DSPs)Real-time signal processing systems must be able to process large amounts of data to ensure the real-time performance of the system; secondly,...
Aguilera DSP and ARM Processors
1 hour introduction to C language[2]
(IV) Haha, my friend! I believe you have made a good running light, right? Now you can make it run in many different ways? You may say, as long as you can think of it, you can make it run in any way y...
tonytong MCU
Four Common FPGA/CPLD Design Ideas and Techniques
[p=24, null, left][color=rgb(62, 62, 62)][font=simsun, Arial] The four commonly used FPGA/CPLD design ideas and techniques discussed in this article: ping-pong operation, serial-to-parallel conversion...
mwkjhl FPGA/CPLD

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 838  2305  2813  157  232  17  47  57  4  5 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号