57102-G08-16 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The connector> 57102-G08-16

57102-G08-16: DescriptionHeaders & Wire Housings Unshrd Hdr,Dbl Row T/H,32P,Vert,.76um; CategoryThe connector; File Size2MB，10 Pages; ManufacturerFCI [First Components International]

Download Datasheet Parametric View All

57102-G08-16 Overview

Headers & Wire Housings Unshrd Hdr,Dbl Row T/H,32P,Vert,.76um

57102-G08-16 Parametric

Parameter Name	Attribute value
Product Attribute	Attribute Value
Manufacturer	FCI [First Components International]
Product Category	Headers & Wire Housings
RoHS	N
Product	Headers
Type	Pin Strip
Number of Positions	32 Position
Pitch	2 mm
Number of Rows	2 Row
Mounting Style	-
Termination Style	Through Hole
Mounting Angle	Vertical
Contact Gender	Pin (Male)
Contact Plating	Gold
Current Rating	2 A
Housing Material	Thermoplastic
Voltage Rating	650 V
Contact Material	Phosphor Bronze
Insulation Resistance	1000 MOhms
Mating Post Length	4 mm
Factory Pack Quantity	100
Termination Post Length	3 mm

Preview

Download Datasheet

View All

TYPE

NUMBER

PRODUCT SPECIFICATION

TITLE

PAGE

DPS-12-011

REVISION

1 of 10

MINITEK II CONNECTORS

AUTHORIZED BY

DATE

6 OCT 2006

KH LEE

CLASSIFICATION

UNRESTRICTED

1. SCOPE

Minitek II connector is a double rows, vertical card connector designed for used on 2.0mm center to center

holes and available in vertical and right angle applications. This specification is intended to cover the

performance and evaluation conditions of the connector.

MATERIAL & FINISH

2.1

Terminal

Material :

Finish

Phosphor Bronze

Overall 1.27 um Min Nickel underplate

Solder tail - (a) 1.5-7.6 um Min Tin/Lead (85/15) plating

(b) 2.54 um Min 100% matte tin

Contact area - (a) 0.76 um Min Au

(b) 0.38 um Min Au

2.2

Housing

a) Material

: Glass–filled PBT

Color

: Black

Flammability : UL 94V-0

b) Material

: Glass–filled PCT

Color

: Beige/Black

Flammability : UL 94V-0

2.3

Header Pin

Material : Phosphor Bronze

Finish

: (a) 0.20 um Min Au over 1.27 um Nickel underplate

(b) 0.76 um Min Au over 1.27 um Nickel underplate

(d) 0.38 um Min GXT Palladium-Nickel Alloy over 1.27 um Nickel underplate

(e) 0.76 um Min GXT Palladium-Nickel Alloy over 1.27 um Nickel underplate

2.4

Header Body

a) Material

: Glass–filled Nylon 6,6

Color

: Black

Flammability : UL 94V-0

b) Material

: Glass–filled PCT

Color

: Beige/Black

Flammability : UL 94V-0

Form E-3334

Rev E

GS-01-001

eDOC -

PDM: Rev:H

STATUS:

Released

Printed: Nov 22, 2010

Recommended Resources

High-efficiency 4-output switching element controller using power management chip MAX1777-1977

Staircase wave signal generation circuit composed of 7555 and 4017

Overvoltage protection circuit for logic circuit power supply

lunisolar electronic clock

Car anti-collision warning device

Basic three-level DC conversion diagram

Urgent! ! Help, why does the external crystal oscillator of 430 not oscillate? ?: [i=s]This post was last edited by paulhyde on 2014-9-15 09:35[/i] My program suddenly stopped running during operation, and I found that the 8M crystal oscillator did not start. In order to find out t...; iczibm Electronics Design Contest

Confused about the problem of connecting two different MOS tubes in parallel in the circuit diagram...: [align=left][color=#333333][font=Arial, Microsoft YaHei][size=14px]I am learning an LED shutdown circuit. The circuit uses a MOS switch to shut off the negative pole of the LED. I have a few questions...; flinstone Power technology

6657Statically configure serial port general interrupt in sys/bios: [i=s] This post was last edited by niguangyixia on 2018-12-5 10:41[/i] [font="][size=14px]Help needed:[/size][/font] [font="][size=14px]The serial port interrupts of routine 6657 have been adjusted by...; niguangyixia DSP and ARM Processors

Signals crossing two clock domains: A signal to another clock domainLet's say a signal from clkA domain is needed in clkB domain. It needs to be "synchronized" to clkB domain, so we want to build a "synchronizer" design, which takes a s...; eeleader FPGA/CPLD

ALTERA DDR2 IP customization problem (local_init_done): I used CYCLONEIII chip, customized DDR2 IP core, and then used SINALTAP to capture signals directly. I found that the reason for the failure to read and write was that local_init_done was always low, ...; zht24kobe FPGA/CPLD

Cyclone V official Chinese data sheet collection: [i=s]This post was last edited by eXiaoqiang2013 on 2015-11-29 22:58[/i] [color=#999999]Cyclone V Series Chinese Datasheet, official Chinese datasheet collection, with bookmarks. Contains three volume...; e小强2013 FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components