PD- 95086A
IRLR/U3303PbF
l
l
l
l
l
l
l
l
Logic-Level Gate Drive
Ultra Low On-Resistance
Surface Mount (IRLR3303)
Straight Lead (IRLU3303)
Advanced Process Technology
Fast Switching
Fully Avalanche Rated
Lead-Free
HEXFET
®
Power MOSFET
D
V
DSS
= 30V
R
DS(on)
= 0.031Ω
G
S
I
D
= 35A
Description
Fifth Generation HEXFETs from International Rectifier utilize advanced
processing techniques to achieve the lowest possible on-resistance per
silicon area. This benefit, combined with the fast switching speed and
ruggedized device design that HEXFET Power MOSFETs are well known for,
provides the designer with an extremely efficient device for use in a wide
variety of applications.
The D-PAK is designed for surface mounting using vapor phase, infrared, or
wave soldering techniques. The straight lead version (IRFU series) is for
through-hole mounting applications. Power dissipation levels up to 1.5 watts
are possible in typical surface mount applications.
D-Pak
TO-252AA
I-Pak
TO-251AA
Absolute Maximum Ratings
Parameter
I
D
@ T
C
= 25°C
I
D
@ T
C
= 100°C
I
DM
P
D
@T
C
= 25°C
V
GS
E
AS
I
AR
E
AR
dv/dt
T
J
T
STG
Continuous Drain Current, V
GS
@ 10V
Continuous Drain Current, V
GS
@ 10V
Pulsed Drain Current
Power Dissipation
Linear Derating Factor
Gate-to-Source Voltage
Single Pulse Avalanche Energy
Avalanche Current
Repetitive Avalanche Energy
Peak Diode Recovery dv/dt
Operating Junction and
Storage Temperature Range
Soldering Temperature, for 10 seconds
Max.
35
25
140
68
0.45
± 16
130
20
6.8
5.0
-55 to + 175
300 (1.6mm from case )
Units
A
W
W/°C
V
mJ
A
mJ
V/ns
°C
Thermal Resistance
Parameter
R
θJC
R
θJA
R
θJA
Junction-to-Case
Case-to-Ambient (PCB mount)**
Junction-to-Ambient
Typ.
–––
–––
–––
Max.
2.2
50
110
Units
°C/W
www.irf.com
** When mounted on 1" square PCB (FR-4 or G-10 Material ) .
For recommended footprint and soldering techniques refer to application note #AN-994
1
12/7/04
IRLR/U3303PbF
Electrical Characteristics @ T
J
= 25°C (unless otherwise specified)
V
(BR)DSS
∆V
(BR)DSS
/∆T
J
Parameter
Drain-to-Source Breakdown Voltage
Breakdown Voltage Temp. Coefficient
Static Drain-to-Source On-Resistance
Gate Threshold Voltage
Forward Transconductance
Drain-to-Source Leakage Current
Gate-to-Source Forward Leakage
Gate-to-Source Reverse Leakage
Total Gate Charge
Gate-to-Source Charge
Gate-to-Drain ("Miller") Charge
Turn-On Delay Time
Rise Time
Turn-Off Delay Time
Fall Time
Internal Drain Inductance
Internal Source Inductance
Input Capacitance
Output Capacitance
Reverse Transfer Capacitance
R
DS(on)
V
GS(th)
g
fs
I
DSS
I
GSS
Q
g
Q
gs
Q
gd
t
d(on)
t
r
t
d(off)
t
f
L
D
L
S
C
iss
C
oss
C
rss
Min. Typ. Max. Units
Conditions
30
––– –––
V
V
GS
= 0V, I
D
= 250µA
––– 0.035 ––– V/°C Reference to 25°C, I
D
= 1mA
––– ––– 0.031
V
GS
= 10V, I
D
= 21A
Ω
––– ––– 0.045
V
GS
= 4.5V, I
D
= 17A
1.0
––– –––
V
V
DS
= V
GS
, I
D
= 250µA
12
––– –––
S
V
DS
= 25V, I
D
= 20A
––– ––– 25
V
DS
= 30V, V
GS
= 0V
µA
––– ––– 250
V
DS
= 24V, V
GS
= 0V, T
J
= 150°C
––– ––– 100
V
GS
= 16V
nA
–––
––– -100
V
GS
= -16V
––– ––– 26
I
D
= 20A
––– ––– 8.8
nC
V
DS
= 24V
–––
––– 15
V
GS
= 4.5V, See Fig. 6 and 13
–––
7.4 –––
V
DD
= 15V
–––
200 –––
I
D
= 20A
ns
–––
14 –––
R
G
= 6.5Ω, V
GS
= 4.5V
–––
36 –––
R
D
= 0.70Ω, See Fig. 10
Between lead,
–––
4.5
–––
nH
6mm (0.25in.)
G
from package
––– 7.5 –––
and center of die contact
––– 870 –––
V
GS
= 0V
––– 340 –––
pF
V
DS
= 25V
––– 170 –––
ƒ = 1.0MHz, See Fig. 5
D
S
Source-Drain Ratings and Characteristics
I
S
I
SM
V
SD
t
rr
Q
rr
t
on
Parameter
Continuous Source Current
(Body Diode)
Pulsed Source Current
(Body Diode)
Diode Forward Voltage
Reverse Recovery Time
Reverse RecoveryCharge
Forward Turn-On Time
Min. Typ. Max. Units
Conditions
D
MOSFET symbol
––– ––– 35
showing the
A
G
integral reverse
––– ––– 140
S
p-n junction diode.
––– ––– 1.3
V
T
J
= 25°C, I
S
= 20A, V
GS
= 0V
––– 72
110
ns
T
J
= 25°C, I
F
= 20A
––– 180 280
nC
di/dt = 100A/µs
Intrinsic turn-on time is negligible (turn-on is dominated by L
S
+L
D
)
Notes:
Repetitive rating; pulse width limited by
max. junction temperature. ( See fig. 11 )
V
DD
= 15V, starting T
J
= 25°C, L =470µH
R
G
= 25Ω, I
AS
= 20A. (See Figure 12)
I
SD
≤
20A, di/dt
≤
140A/µs, V
DD
≤
V
(BR)DSS
,
T
J
≤
175°C
Pulse width
≤
300µs; duty cycle
≤
2%.
Caculated continuous current based on maximum allowable
junction temperature; Package limitation current = 20A.
This is applied for I-PAK, L
S
of D-PAK is measured between
lead and center of die contact.
Uses IRL3303 data and test conditions.
2
www.irf.com
IRLR/U3303PbF
1000
VGS
15V
12V
10V
8.0V
6.0V
4.0V
3.0V
BOTTOM 2.5V
TOP
1000
I
D
, Drain-to-Source Current (A)
100
I
D
, Drain-to-Source Current (A)
100
VGS
15V
12V
10V
8.0V
6.0V
4.0V
3.0V
BOTTOM 2.5V
TOP
10
10
2.5V
1
1
2.5V
0.1
0.1
20µs PULSE WIDTH
T
J
= 25°C
1
10
100
A
V
DS
, Drain-to-Source Voltage (V)
0.1
0.1
20µs PULSE WIDTH
T
J
= 175°C
1
10
100
A
V
DS
, Drain-to-Source Voltage (V)
Fig 1.
Typical Output Characteristics
Fig 2.
Typical Output Characteristics
1000
2.0
R
DS(on)
, Drain-to-Source On Resistance
(Normalized)
I
D
= 34A
I
D
, Drain-to-Source Current (A)
100
T
J
= 25°C
T
J
= 175°C
1.5
10
1.0
1
0.5
0.1
2
3
4
5
6
V
DS
= 15V
20µs PULSE WIDTH
7
8
9
10
A
0.0
-60 -40 -20
0
20
40
60
V
GS
= 10V
80 100 120 140 160 180
A
V
GS
, Gate-to-Source Voltage (V)
T
J
, Junction Temperature (°C)
Fig 3.
Typical Transfer Characteristics
Fig 4.
Normalized On-Resistance
Vs. Temperature
www.irf.com
3
IRLR/U3303PbF
1600
1400
1200
1000
800
600
V
GS
, Gate-to-Source Voltage (V)
V
GS
= 0V,
f = 1MHz
C
iss
= C
gs
+ C
gd
, C
ds
SHORTED
C
rss
= C
gd
C
iss C
oss
= C
ds
+ C
gd
15
I
D
= 20A
V
DS
= 24V
V
DS
= 15V
12
C, Capacitance (pF)
C
oss
9
6
C
rss
400
200
0
1
10
100
3
A
0
0
10
20
FOR TEST CIRCUIT
SEE FIGURE 13
30
40
A
V
DS
, Drain-to-Source Voltage (V)
Q
G
, Total Gate Charge (nC)
Fig 5.
Typical Capacitance Vs.
Drain-to-Source Voltage
Fig 6.
Typical Gate Charge Vs.
Gate-to-Source Voltage
1000
1000
I
SD
, Reverse Drain Current (A)
OPERATION IN THIS AREA LIMITED
BY R
DS(on)
I
D
, Drain Current (A)
100
100
10µs
T
J
= 175°C
T
J
= 25°C
10
100µs
10
1ms
1
0.0
0.5
1.0
1.5
V
GS
= 0V
2.0
A
2.5
1
1
T
C
= 25°C
T
J
= 175°C
Single Pulse
10
10ms
100
A
V
SD
, Source-to-Drain Voltage (V)
V
DS
, Drain-to-Source Voltage (V)
Fig 7.
Typical Source-Drain Diode
Forward Voltage
4
Fig 8.
Maximum Safe Operating
Area
www.irf.com
IRLR/U3303PbF
35
LIMITED BY PACKAGE
30
V
DS
V
GS
R
G
4.5V
Pulse Width
≤ 1
µs
Duty Factor
≤ 0.1 %
R
D
D.U.T.
+
I
D
, Drain Current (A)
25
20
15
10
5
0
-
V
DD
Fig 10a.
Switching Time Test Circuit
V
DS
90%
25
50
75
100
125
150
175
T
C
, Case Temperature ( °C)
Fig 9.
Maximum Drain Current Vs.
Case Temperature
10%
V
GS
t
d(on)
t
r
t
d(off)
t
f
Fig 10b.
Switching Time Waveforms
10
Thermal Response (Z
thJC
)
1
D = 0.50
0.20
0.10
0.05
P
DM
SINGLE PULSE
(THERMAL RESPONSE)
t
1
t
2
Notes:
1. Duty factor D = t
1
/ t
2
2. Peak T
J
= P
DM
x Z
thJC
+ T
C
0.0001
0.001
0.01
0.1
0.1
0.02
0.01
0.01
0.00001
t
1
, Rectangular Pulse Duration (sec)
Fig 11.
Maximum Effective Transient Thermal Impedance, Junction-to-Case
www.irf.com
5
京公网安备 11010802033920号
EEWORLD
