Ordering number : ENN6350
Monolithic Linear IC
LA6557H
Five-Channel Bridge Driver for MD and CD Players
Overview
The LA6557H is a five-channel bridge driver developed
for use in CD and MD players. It provides four BTL
power amplifier channels and one H-bridge power
amplifier channel.
Package Dimensions
unit: mm
3234-HSOP28H-C
[LA6557H]
15.3
6.2
2.7
Features and Functions
• Four BTL power amplifier channels and one H-bridge
power amplifier channel
• I
O
max: 700 mA (each channel)
• Built-in level shifter circuits (BTL amplifiers)
• One muting circuit (output on/off control) system that
operates for the BTL amplifiers
• Thermal shutdown circuit built in
28
15
0.65
0.25
1.3
Ratings
14
Unit
V
A
V
V
W
W
°C
°C
0.7
13
13
0.82
2.0
–30 to +85
Ratings
5.6 to 13
Unit
V
1
14
0.85
2.25
0.8
0.3
2.5max
Specifications
Maximum Ratings
at Ta = 25°C
Parameter
Supply voltage
Maximum output current
Maximum input voltage
Mute pin voltage
Allowable power dissipation
Operating temperature
Storage temperature
Symbol
V
CC
max
I
O
max
V
IN
Bmax
V
MUTE
Pd max
Topr
Tstg
Independent IC
0.1
SANYO: HSOP28H-C (375mil)
Conditions
For each channel in channels 1 to 5
Mounted on the specified printed circuit board*
–55 to +150
Note:
*
Specified printed circuit board: 76.1
×
114.3
×
1.6 mm
3
glass-epoxy PCB
Operating Conditions
at Ta = 25°C
Parameter
Recommended supply voltage
Symbol
V
CC
Conditions
Any and all SANYO products described or contained herein do not have specifications that can handle
applications that require extremely high levels of reliability, such as life-support systems, aircraft’s
control systems, or other applications whose failure can be reasonably expected to result in serious
physical and/or material damage. Consult with your SANYO representative nearest you before using
any SANYO products described or contained herein in such applications.
SANYO assumes no responsibility for equipment failures that result from using products at values that
exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other
parameters) listed in products specifications of any and all SANYO products described or contained
herein.
SANYO Electric Co.,Ltd. Semiconductor Company
TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN
51900RM (OT) No. 6350-1/8
10.5
7.9
4.9
LA6557H
Pd max
—
Ta
3.0
Allowable power dissipation, Pdmax — W
2.5
Mounted on the specified printed circuit board
(76.1
×
114.3
×
1.6 mm
3
glass-epoxy board)
2.0
1.5
1.04
Independent IC
1.0
0.82
0.5
0.43
0
–30
–40
–20
0
20
40
60
80
100
Ambient temperature, Ta —
°C
Electrical Characteristics
at Ta = 25°C, V
CC
1 = V
CC
2 = 8 V, V
REF
= 1.65 V
Parameter
No-load current drain: on
No-load current drain: off
V
REF
input voltage range
[BTL Amplifier Block]
Output offset voltage
Input voltage range
Output voltage
Closed-circuit voltage gain
Slew rate
Mute on voltage
Mute off voltage
[H Bridge Block]
Output voltage
Low-level input voltage
High-level input voltage
[Regulator Block]
Output voltage
Output load regulation
Supply voltage regulation
Notes:1.
2.
3.
4.
Vreg
∆V
RL
∆VV
CC
I
L
= 100 mA
I
L
= 0 to 200 mA
V
CC
= 6 to 12 V, I
L
= 100 mA
4.75
–50
–15
5
0
21
5.25
10
60
V
mV
mV
V
O
-LOAD
V
IN
-L
V
IN
-H
2
The voltage between V
O
+ and V
O
– for each channel
when R
L
= 8
Ω.*
2
6
1
V
V
V
V
OFF
V
IN
V
O
V
G
SR
V
MUTE
-ON
The voltage difference between outputs for the
BTL amplifiers
The input voltage range
The voltage between V
O
+ and V
O
– for each channel
when R
L
= 8
Ω.*
2
Gain from input to output
For independent amplifiers. Twice when measured
between outputs
*
4
For each MUTE
*
3
*
3
2
–50
0
4
5
12
0.5
0.5
+50
V
CC
mV
V
V
dB
V/µs
V
V
Symbol
I
CC
-ON
I
CC
-OFF
V
REF
-IN
Conditions
All outputs on*
1
, FWD = REV = 0 V
All outputs
off*
1
,
FWD = REV = 0 V
1
Ratings
min
typ
30
10
max
50
20
V
CC
–1
Unit
mA
mA
V
V
MUTE
-OFF For each MUTE
The total current drain for V
CC
1 and V
CC
2 with no load.
The voltage across an 8
Ω
load. With the output saturated.
MUTE: When the MUTE pin is high, the outputs will be on, and when low, off (high impedance)
These values are design guarantee values, and are not tested.
No. 6350-2/8
28
1
27
2
26
3
4
5
6
7
FR
8
9
10
11
12
13
14
25
24
23
22
FR
FWD
S-GND
MUTE
V
IN
4
V
IN
4G
V
CC
-S
Pin Assignment
V
CC
2
REV
V
O
5–
V
O
5+
V
O
4+
V
O
4–
V
O
3+
V
O
3–
LA6557H
LA6557H
21
V
O
2+
V
O
2–
V
O
1+
V
O
1–
V
CC
1
V
IN
1
V
REF
-IN
20
19
18
17
16
15
REG-OUT
REG-IN
V
IN
3G
V
IN
3
V
IN
2G
Top view
V
IN
1G
V
IN
2
No. 6350-3/8
LA6557H
Pin Description
Pin No.
1
Pin
V
CC
2
Function
Channel 3, 4, and 5 power supply (shorted to V
CC
1 and V
CC
-S)
Equivalent circuit
2
3
V
O
5–
V
O
5+
Loading output (–)
Loading output (+)
2
3
VO5+ VO5-
HM0001
4
5
6
7
8
9
10
11
V
O
4+
V
O
4–
V
O
3+
V
O
3–
V
O
2+
V
O
2–
V
O
1+
V
O
1–
Channel 4 output (+)
Channel 4 output (–)
Channel 3 output (+)
Channel 3 output (–)
Channel 2 output (+)
Channel 2 output (–)
Channel 1 output (+)
Channel 1 output (–)
OUT
4,5,6,7,
8,9,10,11
HM0002
12
V
CC
1
Channel 1 and 2 (BTL) power supply (shorted to V
CC
-S and
V
CC
2)
13
15
17
24
V
IN
1
V
IN
2
V
IN
3
V
IN
4
Channel 1 input
Channel 2 input
Channel 3 input
Channel 4 input
VIN 13
(15,17,24)
VING 14
(16,18,23)
14
16
18
23
V
IN
1G
V
IN
2G
V
IN
3G
V
IN
4G
Channel 1 input (gain adjustment)
Channel 2 input (gain adjustment)
Channel 3 input (gain adjustment)
Channel 4 input (gain adjustment)
Vref 21
HM0003
Notes: The center frame (FR) functions as the power system ground. It must be, along with S-GND, at the lowest potential in the system.
The power supply pins, V
CC
-S, V
CC
1, and V
CC
2 must be shorted together externally to the IC.
Continued on next page.
No. 6350-4/8
LA6557H
Continued from preceding page.
Pin No.
19
20
21
22
Pin
REG-IN
REG-OUT
V
REF
-IN
V
CC
-S
Function
Regulator input (base of the external pnp transistor)
Regulator output (collector of the external pnp transistor)
Reference voltage input
Signal system power supply (shorted to V
CC
1 and V
CC
2)
Equivalent circuit
VCC 1
(12)
MUTE 25
25
MUTE
Output on/off control for channels 1 to 4 (the BTL amplifiers)
100 kΩ
100 kΩ
S-GND 26
HM0004
26
S-GND
Signal system ground
27
FWD
Channel 5 (VLO) output switching (FWD), logic input to the
loading block
Channel 5 (VLO) output switching (REV), logic input to the
loading block
27 FWD
28
REV
HM0005
Notes: The center frame (FR) functions as the power system ground. It must be, along with S-GND, at the lowest potential in the system.
The power supply pins, V
CC
-S, V
CC
1, and V
CC
2 must be shorted together externally to the IC.
No. 6350-5/8
FPGA/CPLD
京公网安备 11010802033920号
EEWORLD
