EEWORLDEEWORLDEEWORLD

Part Number

Search

BFC237565752

Description
Film Capacitors AC Filmcap, polypropylene, radial
CategoryPassive components   
File Size238KB,28 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Download Datasheet Parametric View All

BFC237565752 Online Shopping

Suppliers Part Number Price MOQ In stock  
BFC237565752 - - View Buy Now

BFC237565752 Overview

Film Capacitors AC Filmcap, polypropylene, radial

BFC237565752 Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerVishay
Product CategoryFilm Capacitors
Termination StyleRadial
ProductAC and Pulse Film Capacitors
DielectricPolypropylene (PP)
Capacitance7500 pF
Voltage Rating AC500 VAC
Voltage Rating DC1.6 kVDC
Tolerance3.5 %
Lead Spacing22.5 mm
Length26 mm
Diameter10 mm
Capacitance - nF7.5 nF
Capacitance - uF0.0075 uF
Unit Weight0.042329 oz
KP/MKP 375
www.vishay.com
Vishay BCcomponents
AC and Pulse Metallized Polypropylene Film Capacitors
KP/MKP Radial Lacquered Type
l
seating
plane (1)
α°
w
h
l
w
h'
FEATURES
• 10 mm to 27.5 mm pitch
• Supplied loose in box (including lock lead
versions) and taped
Ø dt
(2)
P
lt
A
Ø dt
10
F'
(3)
F
H
• Bent back version for automatic insertion
available
• Material categorization: for definitions of
compliance please see
www.vishay.com/doc?99912
15
Dimensions in mm
(1) Hole Ø 1.3 for d
t
= 0.8 mm
(2) 0 ≤
α
< 50°
(3) |F - F’| < 0.3 mm
F = 7.5 + 0.6 / - 0.1 mm
(4) A = 2.0 + 1.0 / - 0.5 mm for 10 mm pitch
A = 2.5 + 1.5 / - 0.5 mm for 15 mm pitch
A = 2.5 + 1.4 / - 0.5 mm for pitch > 22.5 mm
ENCAPSULATION
Flame retardant epoxy material
(Class UL 94 V-0)
CLIMATIC TESTING CLASS ACCORDING TO
IEC 60068-1
55/105/56
l
double
conical
hole
1.6
lt
> 0.5
A
Dimensions in mm
P
A
w
h
β β
ϒ ϒ
magnified view
direction A
β
≤ 15
CAPACITANCE RANGE (E24 SERIES)
0.1 nF to 270 nF
Ø dt
CAPACITANCE TOLERANCE
± 5 %; ± 3.5 %
LEADS
Tinned wire
APPLICATIONS
Where high currents and steep pulses occur. For deflection
circuits in television sets.
RATED TEMPERATURE
85 °C
REFERENCE SPECIFICATIONS
IEC 60384-17
MAXIMUM APPLICATION TEMPERATURE
105 °C
MARKING
C-value; tolerance; rated voltage; manufacturer’s type;
manufacturer’s location
PERFORMANCE GRADE
for C > 5.6 nF: grade 1 (long life)
for C
5.6 nF: grade 2
DIELECTRIC
Polypropylene film
ELECTRODES
Metallized and aluminum
STABILITY GRADE
Grade 2
CONSTRUCTION
Internal serial construction
DETAIL SPECIFICATION
For more detailed data and test requirements contact:
dc-film@vishay.com
RATED (DC) VOLTAGE
630 V, 1000 V, 1600 V, 2000 V
RATED (AC) VOLTAGE
300 V, 400 V, 500 V, 600 V
RATED PEAK-TO-PEAK VOLTAGE
850 V, 1100 V, 1400 V, 1700 V
Revision: 10-Aug-15
Document Number: 28127
1
For technical questions, contact:
dc-film@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
www.vishay.com/doc?91000
How to say goodbye to the trouble of manually configuring the configuration file of the wiring harness tester? Today, I will teach you a trick to use Excel to do it in minutes!
How to say goodbye to the trouble of manually configuring the configuration file of the wiring harness tester? Today, I will teach you a trick to use Excel to do it in minutes!...
aigtekatdz Test/Measurement
1602
1602 display program, why is my first line not displayed, but the second line is normal? #include #define uint unsigned int #define uchar unsigned char sbit wei=P2^7; sbit duan=P2^6; sbit rs=P3^5; sbi...
zhaoyaospring MCU
Protel version history
The history of Protel versions gives everyone a more comprehensive understanding of Protel and a new understanding of Protel...
tl1983535 PCB Design
WinCE6.0 is very different from WinCE5.0. Please introduce WinCE6.0 (including: directory structure...)
WinCE6.0 is very different from WinCE5.0. Please introduce WinCE6.0 (including: directory structure...)...
lisheng053758 Embedded System
About DS-5 debugging bare board FPGA
According to Section 7.4 of the DE1-SOC training material, to light up the FPGA LED, you need to go through the following steps:alt_fpga_control_enable() , allow the HPS to control the FPGA;alt_fpga_c...
guorui200901 FPGA/CPLD
VHDL frequency division
My crystal is 50M, and after PLL division, there is still 10M. I want to make a clock now, that is, to get a 1HZ signal. That is difficult. I wrote several processes and divided it three times, but I ...
wenhuawu FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1513  1320  1199  1801  436  31  27  25  37  9 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号