EEWORLDEEWORLDEEWORLD

Part Number

Search

530AA50M0000DGR

Description
Standard Clock Oscillators single xo 6 pin 7mm x 5 mm (NCNR)
CategoryPassive components   
File Size1MB,12 Pages
ManufacturerSilicon Laboratories
Download Datasheet Parametric View All

530AA50M0000DGR Online Shopping

Suppliers Part Number Price MOQ In stock  
530AA50M0000DGR - - View Buy Now

530AA50M0000DGR Overview

Standard Clock Oscillators single xo 6 pin 7mm x 5 mm (NCNR)

530AA50M0000DGR Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerSilicon Laboratories
Product CategoryStandard Clock Oscillators
RoHSDetails
ProductStandard Clock Oscillators
Frequency50 MHz
Frequency Stability50 PPM
Operating Supply Voltage3.3 V
Supply Voltage - Min2.97 V
Supply Voltage - Max3.63 V
Termination StyleSMD/SMT
Package / Case7 mm x 5 mm
Minimum Operating Temperature- 40 C
Maximum Operating Temperature+ 85 C
Length7 mm
Width5 mm
Height1.65 mm
PackagingReel
TypeCrystal Oscillator
Duty Cycle - Max55 %
Mounting StyleSMD/SMT
Factory Pack Quantity250
Unit Weight0.006562 oz
S i 5 3 0 / 5 31
R
EVISION
D
C
R YS TA L
O
SCILLATOR
(XO) (10 M H
Z
Features
TO
1 . 4 GH
Z
)
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
1
6
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
OE
2
5
CLK–
GND
3
4
CLK+
Si530 (LVDS/LVPECL/CML)
OE
1
6
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
2
5
NC
GND
3
4
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
1
6
V
DD
NC
2
5
CLK–
GND
3
4
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.4 5/13
Copyright © 2013 by Silicon Laboratories
Si530/531
Serial port write operation problem
The system has only one serial port and two completely independent modules. Module A and module B continuously call the Write interface of the serial port CLASS to communicate with the underlying micr...
lph1025 Embedded System
Video tutorial on learning MCU from scratch - Lecture 01: Building C51 integrated development environment
Zero-based MCU video tutorial - Lecture 01 Building C51 integrated development environment This lecture first builds a 51 MCU hardware and software development system, and demonstrates the process of ...
flykick Embedded System
Regulator tube usage help
As shown in the figure, for such a circuit, the voltage at the WAKE point is about 20V without a voltage regulator. Will the voltage at the WAKE point be 18V after adding a voltage regulator?...
Kkk- Analog electronics
STM8S+ firmware library program is too large
-------- Segments -------- start 00008080 end 0000876b length 1771 segment .const start 0000876e end 00009417 length 3241 segment .text start 00000000 end 00000000 length 0 segment .bsct start 0000000...
geyang1111 stm32/stm8
Purgatory Legend-Edge Detection Battle
Edge detection is to detect the jump of input signal or FPGA internal logic signal, that is, the detection of rising or falling edge of the signal. To learn edge detection circuit, we should first lea...
梦翼师兄 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1966  361  283  531  451  40  8  6  11  10 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号