Low Cost, Low Power
Mono Audio Codec
AD74111
FEATURES
2.5 V Mono Audio Codec with 3.3 V Tolerant
Digital Interface
Supports 8 kHz to 48 kHz Sample Rates
Supports 16-/20-/24-Bit Word Lengths
Multibit - Modulators with
“Perfect Differential Linearity Restoration” for
Reduced Idle Tones and Noise Floor
Data Directed Scrambling DAC – Least Sensitive to Jitter
Performance (20 Hz to 20 kHz)
85 dB ADC Dynamic Range
93 dB DAC Dynamic Range
Programmable ADC Gain
On-Chip Volume Control for DAC Channel
Software Controllable Clickless Mute
Supports 256 f
S
, 512 f
S
, and 768 f
S
Master Mode
Clocks
Master Clock Prescaler for Use with DSP Master Clocks
On-Chip Reference
16-Lead TSSOP Package
APPLICATIONS
Digital Video Camcorders (DVC)
Portable Audio Devices (Walkman
®
, PDAs, and so on)
Audio Processing
Voice Processing
Telematic Systems
General-Purpose Analog I/O
GENERAL DESCRIPTION
The AD74111 is a front-end processor for general-purpose audio
and voice applications. It features a multibit - A/D conversion
channel and a multibit - D/A conversion channel. The ADC
channel provides >67 dB THD+N and the DAC channel pro-
vides >88 dB THD+N, both over an audio signal bandwidth.
The AD74111 is particularly suitable for a variety of applications
where mono input and output channels are required, including
audio sections of digital video camcorders, portable personal
audio devices, and telematic applications. Its high quality
performance also makes it suitable for speech and telephony
applications such as speech recognition and synthesis, and modern
feature phones.
An on-chip reference voltage is included but can be powered
down and bypassed by an external reference source if required.
The AD74111 offers sampling rates that, depending on MCLK
selection and MCLK divider ratio, range from 8 kHz in the
voiceband range to 48 kHz in the audio range.
The AD74111 is available in a 16-lead TSSOP package option
and is specified for the automotive temperature range of –40°C
to +105°C.
FUNCTIONAL BLOCK DIAGRAM
RESET
MCLK
DVDD1
DVDD2
AVDD
ADC
DIN
DOUT
DFS
DCLK
SERIAL
DATA
PORT
DIGITAL
FILTER
-
MODULATOR
GAIN
STAGE
CAPP
VIN
CAPN
DAC CHANNEL
REFERENCE
DIGITAL
FILTER
VOLUME
CONTROL
- DAC
MODULATOR
VOUT
REFCAP
DGND
AGND
REV. 0
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties that
may result from its use. No license is granted by implication or otherwise
under any patent or patent rights of Analog Devices. Trademarks and
registered trademarks are the property of their respective companies.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700
www.analog.com
Fax: 781/326-8703
© 2003 Analog Devices, Inc. All rights reserved.
AD74111–SPECIFICATIONS
Parameter
ANALOG-TO-DIGITAL CONVERTERS
ADC Resolution
Signal to Noise Ratio (SNR)
Dynamic Range
(20 Hz to 20 kHz, –60 dB Input)
No Filter
With A-Weighted Filter
Total Harmonic Distortion + Noise
Programmable Input Gain
Gain Step Size
Offset Error
Full-Scale Input Voltage
Input Resistance
Input Capacitance
Common-Mode Input Volts
Crosstalk
DIGITAL-TO-ANALOG CONVERTERS
DAC Resolution
Signal to Noise Ratio (SNR)
Dynamic Range
(20 Hz to 20 kHz, –60 dB Input)
No Filter
With A-Weighted Filter
Total Harmonic Distortion + Noise
(AVDD = 2.5 V
±
5%, DVDD2 = 2.5 V
±
5%, DVDD1 = 2.5 V
±
5%, f
MCLK
= 12.288 MHz,
f
S
= 48 kHz, T
A
= T
MIN
to T
MAX
, unless otherwise noted.)
Min
Typ
24
77
Max
Unit
Bits
dB
Conditions
f
S
= 16 kHz
f
S
= 48 kHz
f
S
= 16 kHz
f
S
= 48 kHz
f
S
= 48 kHz, PGA = 0 dB
f
S
= 16 kHz
70
78
–55
85
85
87
–67
–75
12
3
+30
0.5
4
1.125
100
+80
15
ADC Input Signal = 1.0 kHz,
0 dB; DAC Output = DC
dB
dB
dB
dB
dB
dB
dB
mV
V rms
kΩ
pF
V
dB
f
S
= 16 kHz
f
S
= 48 kHz
f
S
= 16 kHz
f
S
= 48 kHz
f
S
= 48 kHz
f
S
= 16 kHz
80
24
89
Bits
dB
84
93
93
95
–88
–88
–81
dB
dB
dB
dB
dB
dB
mV
dB
%
dB
dB
dB
V rms
Ω
V
dB
DC Accuracy
Offset Error
Gain Error
Volume Control Step Size
(1024 Linear Steps)
Volume Control Range (Max Attenuation)
Mute Attenuation
De-emphasis Gain Error
Full-Scale Output Voltage
Output Resistance
Common Mode Output Volts
Crosstalk
–75
–0.9
–10
+0.175
0.098
–60
–100
±
0.1
0.5
145
1.125
95
+50
+0.8
Signal Input ADC = AGND;
DAC Output
Level = 1.0 kHz, 0 dB
REFERENCE (Internal)
Absolute Voltage, V
REF
V
REF
TC
1.125
50
V
ppm/°C
–2–
REV. 0
AD74111
Parameter
ADC DECIMATION FILTER*
Pass Band
Pass-Band Ripple
Transition Band
Stop Band
Stop-Band Attenuation
Group Delay
Low Group Delay Mode
DAC INTERPOLATION FILTER*
Pass Band
Pass-Band Ripple
Transition Band
Stop Band
Stop-Band Attenuation
Group Delay
Low Group Delay Mode
LOGIC INPUT
V
INH
, Input High Voltage
V
INL
, Input Low Voltage
Input Current
Input Capacitance
LOGIC OUTPUT
V
OH
, Output High Voltage
V
OL
, Output Low Voltage
Three-State Leakage Current
POWER SUPPLIES
AVDD
DVDD2
DVDD1
Power Supply Rejection Ratio
1 kHz, 300 mV p-p Signal at Analog
Supply Pins
50/60 Hz, 300 mV p-p Signal at Analog
Supply Pins
*Guaranteed
by design.
Specifications subject to change without notice.
Conditions
f
S
= 48 kHz
Min
Typ
Max
21.5
0.2
Unit
kHz
mdB
kHz
kHz
dB
µs
µs
kHz
mdB
kHz
kHz
dB
µs
µs
V
V
µA
pF
5
26.5
120
910
87
f
S
= 48 kHz
21.5
10
5
26.5
75
505
55
DVDD1 – 0.8
0
–10
DVDD1
0.8
+10
10
DVDD1 – 0.4
0
–10
2.375
2.375
2.375
DVDD1 V
0.4
V
+10
µA
2.625
2.625
3.6
V
V
V
72
73
dB
dB
Table I. Current Summary (AVDD = 2.5 V, DVDD1 = 2.5 V, DVDD2 = 2.5 V)
1, 2, 3
Conditions
ADC, Reference, Ref-Amp On
DAC, Reference, Ref-Amp On
Reference, Ref-Amp On
All Sections On
Power-Down Mode
AVDD
Current (mA)
6.11 (6.11)
3.80 (4.0)
0.60 (0.60)
8.60
0.035
DVDD1
Current (mA)
0.15 (0.43)
0.15 (0.43)
0.15 (0.43)
0.15 (0.43)
0.15 (0.43)
DVDD2
Total Current
Current (mA) (Max)(mA)
0.72 (2.10)
0.85 (2.23)
0.27 (0.50)
1.72 (4.80)
0.49 (0.49)
15.35
2.6
NOTES
1
All values are typical, unless otherwise noted.
2
Max values are quoted with DVDD1 = 3.6 V.
3
Sample rates quoted are for 16 kHz and (48 kHz).
REV. 0
–3–
AD74111
TIMING CHARACTERISTICS
Parameter
MASTER CLOCK AND RESET
t
MH
MCLK High
MCLK Low
t
ML
RESET Low
t
RES
DIN Setup Time
t
RS
t
RH
DIN Setup Time
SERIAL PORT
t
CH
DCLK High
2
DCLK Low
2
t
CL
DFS Delay
t
FD
t
FS
DFS Setup Time
DFS Hold Time
t
FH
DOUT Delay
t
DD
t
DS
DIN Setup Time
DIN Hold Time
t
DH
t
DT
DOUT Three-State
NOTES
1
Determines Master/Slave mode operation.
2
Applies in Slave mode only.
3
Applies in Master mode only.
4
Applies in Multiframe-Sync mode only.
t
MH
MCLK
(AVDD = 2.5 V
±
5%, DVDD2 = 2.5 V
±
5%, DVDD1 = 3.3 V
±
10%, f
MCLK
= 12.288 MHz, f
S
= 48 kHz,
T
A
= T
MIN
to T
MAX
, unless otherwise noted.)
Min
25
25
10
5
5
20
20
5
5
15
30
5
15
40
Max
Unit
ns
ns
ns
MCLKS
MCLKS
ns
ns
ns
ns
ns
ns
ns
ns
ns
Comments
To
RESET
Rising Edge
1
To
RESET
Rising Edge
1
From DCLK Rising Edge
3
To DCLK Falling Edge
From DCLK Falling Edge
From DCLK Rising Edge
To DCLK Falling Edge
From DCLK Falling Edge
From DCLK Rising Edge
4
t
ML
RESET
t
RES
DIN
t
RS
t
RH
Figure 1. MCLK and
RESET
Timing
t
FS
DFS
t
FH
DCLK
t
CH
t
CL
MSB
MSB–1
MSB–2
t
FD
DIN
t
DS
t
DH
DOUT
MSB
MSB–1
MSB–2
t
DD
Figure 2. Serial Port Timing
100 A
I
OL
TO OUTPUT
PIN
C
L
50pF
100 A
I
OH
DVDD1
2
Figure 3. Load Circuit for Digital Output Timing Specifications
–4–
REV. 0
AD74111
ABSOLUTE MAXIMUM RATINGS*
(T
A
= 25°C, unless otherwise noted.)
AVDD, DVDD2 to AGND, DGND . . . . . . . –0.3 V to +3.0 V
DVDD1 to AGND, DGND . . . . . . . . . . . . . –0.3 V to +4.5 V
AGND to DGND . . . . . . . . . . . . . . . . . . . . . –0.3 V to +0.3 V
Digital I/O Voltage to DGND . . . . . . –0.3 V to DVDD1 + 0.3 V
Operating Temperature Range
Automotive (Y Version) . . . . . . . . . . . . . . –40°C to +105°C
Storage Temperature Range . . . . . . . . . . . . . –65°C to +150°C
Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . 150°C
16-Lead TSSOP,
θ
JA
Thermal Impedance . . . . . . . . 150.4°C/W
Lead Temperature, Soldering
Vapor Phase (60 sec) . . . . . . . . . . . . . . . . . . . . . . . . . 215°C
Infrared (15 sec) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 220°C
*Stresses
above those listed under Absolute Maximum Ratings may cause perma-
nent damage to the device. This is a stress rating only; functional operation of the
device at these or any other conditions above those listed in the operational
sections of this specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect device reliability.
TEMPERATURE RANGE
ORDERING GUIDE
Parameter
Specifications Guaranteed
Storage
Min
–40
–65
Max
+105
+150
Unit
ºC
ºC
Model
AD74111YRU
Range
–40ºC to +105ºC
Package
RU-16
CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily
accumulate on the human body and test equipment and can discharge without detection. Although the
AD74111 features proprietary ESD protection circuitry, permanent damage may occur on devices
subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended
to avoid performance degradation or loss of functionality.
REV. 0
–5–
京公网安备 11010802033920号
EEWORLD
