EEWORLDEEWORLDEEWORLD

Part Number

Search

8N4Q001KG-1114CDI

Description
Programmable Oscillators PROGRAMMABLE 5X7 OSCILLATOR
CategoryPassive components   
File Size163KB,20 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric View All

8N4Q001KG-1114CDI Online Shopping

Suppliers Part Number Price MOQ In stock  
8N4Q001KG-1114CDI - - View Buy Now

8N4Q001KG-1114CDI Overview

Programmable Oscillators PROGRAMMABLE 5X7 OSCILLATOR

8N4Q001KG-1114CDI Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerIDT (Integrated Device Technology, Inc.)
Product CategoryProgrammable Oscillators
RoHSN
ProductXO
Package / Case7 mm x 5 mm x 1.55 mm
Length7 mm
Width5 mm
PackagingTube
Factory Pack Quantity364
Unit Weight0.006562 oz
Quad-Frequency Programmable XO IDT8N4Q001 REV G
DATA SHEET
General Description
The IDT8N4Q001 is a Quad-Frequency Programmable Clock
Oscillator with very flexible frequency programming capabilities. The
device uses IDT’s fourth generation FemtoClock® NG technology for
an optimum high clock frequency and low phase noise performance.
The device accepts 2.5V or 3.3V supply and is packaged in a small,
lead-free (RoHS 6) 10-lead ceramic 5mm x 7mm x 1.55mm package.
Besides the four default power-up frequencies set by the FSEL0 and
FSEL1 pins, the IDT8N4Q001 can be programmed via the I
2
C
interface to output clock frequencies between 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz to a very high degree of
precision with a frequency step size of 435.9Hz ÷
N
(N is the PLL
output divider). Since the FSEL0 and FSEL1 pins are mapped to four
independent PLL divider registers (P, MINT, MFRAC and N),
reprogramming those registers to other frequencies under control of
FSEL0 and FSEL1 is supported. The extended temperature range
supports wireless infrastructure, telecommunication and networking
end equipment requirements.
Features
Fourth generation FemtoClock® NG technology
Programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Four power-up default frequencies (see part number order
codes), re-programmable by I
2
C
I
2
C programming interface for the output clock frequency and
internal PLL control registers
Frequency programming resolution is 435.9Hz ÷N
One 2.5V, 3.3V LVDS clock output
Two control inputs for the power-up default frequency
LVCMOS/LVTTL compatible control inputs
RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.253ps
(typical), integer PLL feedback configuration
RMS phase jitter @ 156.25MHz (1kHz - 40MHz): 0.263ps
(typical), integer PLL feedback configuration
Full 2.5V or 3.3V supply modes
-40°C to 85°C ambient operating temperature
Available in Lead-free (RoHS 6) package
Block Diagram
OSC
f
XTAL
÷MINT,
MFRAC
2
25
FSEL1
FSEL0
SCLK
SDATA
OE
Pulldown
Pulldown
Pullup
Pullup
Pullup
Pin Assignment
÷P
PFD
&
LPF
FemtoClock® NG
VCO
1950-2600MHz
÷N
Q
nQ
DNU 1
OE 2
GND 3
FSEL0 4
FSEL1 5
10 SCLK
9 SDATA
8 V
DD
7 nQ
6 Q
7
Configuration Register (ROM)
(Frequency, APR, Polarity)
I
2
C Control
IDT8N4Q001
10-lead ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
IDT8N4Q001GCD
REVISION A
MARCH 6, 2012
1
©2012 Integrated Device Technology, Inc.
Is there anyone here who does ce in Jiaxing, Zhejiang? I have a project and I want to find a friend to do it
The program running on the ce system is mainly used for communication with the communication background. The data packet format is available and the background has been developed. Now we need to devel...
myq412 Embedded System
The latest 2009 National Undergraduate Electronic Design Competition Topic Forecast Summary
[i=s]This post was last edited by paulhyde on 2014-9-15 09:44[/i] [align=center][align=center][b][size=3][font=宋体][color=blue]2009[/color][color=blue]National Undergraduate Electronic Design Competiti...
flomingo Electronics Design Contest
About 7SEG-MPX2-CC digital tube
Dear experts: When one side of the 7SEG-MPX2-CC displays a code, does the other side automatically display the opposite code? Is there any example to explain and analyze it? Thank you!...
jingdongbo Embedded System
How to set unused pins in Quartus II
Dear experts, how should I set the unused pins in Quartus II? The default setting in the software is As output driving ground, but the Internet says that this setting will cause the chip to heat up. G...
沉默珏殇 FPGA/CPLD
Xunwei-i.MX6 development board manual update-non-device tree uboot-modify default environment variables
This document mainly introduces how to modify the default boot parameters of non-device tree uboot. After the iTOP-iMX6 development board is burned, the default is the system parameters and screen par...
遥寄山川 ARM Technology
Problems encountered when using CH375 to communicate with PC in device mode.
I used DEBUG372.EXE (downloaded debugging tool) on the host computer. I uploaded several numbers to endpoint 1 and endpoint 2, and they were normal. When I downloaded to endpoint 2, the "number of dat...
ykfall Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 81  2340  2829  2269  301  2  48  57  46  7 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号