AV9172-07CS16 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > AV9172-07CS16

Preview

AV9172-07CS16: DescriptionLow Skew Output Buffer; File Size287KB，8 Pages; ManufacturerICS ( IDT ); Websitehttp://www.icst.com

Download Datasheet View All

AV9172-07CS16 Overview

Low Skew Output Buffer

Preview

Download Datasheet

View All

Integrated

Circuit

Systems, Inc.

AV9172

Low Skew Output Buffer

General Description

The

AV9172

is designed to generate low skew clocks for

clock distribution in high-performance PCs and workstations.

It uses phase-locked loop technology to align the phase and

frequency of the output clocks with an input reference clock.

Because the input to output skew is guaranteed to ±500ps, the

part acts as a “zero delay” buffer.

The

AV9172

has six configurable outputs. The

AV9172-01

version has one output that runs at the same phase and

frequency as the reference clock. A second output runs at the

same frequency as the reference, but can either be in phase or

180° out of phase from the input clock. Two outputs are

provided that are at twice the reference frequency and in

phase with the reference clock. The final outputs can be

programmed to be replicas of the 2x clocks or non-overlapping

two phase clocks at twice the reference frequency. The

AV9172-01

and

AV9172-03

operates with input clocks

from 10 MHz to 50 MHz while producing outputs from

10 MHz to 100 MHz. The

AV9172-07

operates with input

clocks from 20 to 100 MHz.

The use of a phase-locked loop (PLL) allows the output

clocks to run at multiples of the input clock. This permits

routing of a lower speed clock and local generation of a

required high speed clock. Synchronization of the phase

relationship between the input clock and the output clocks is

accomplished when one output clock is connected to the

input pin FBIN. The PLL circuitry matches rising edges of the

input clock and output clocks.

Features

AV9172-07

input is 66 MHz with 66 and 33 MHz

output buffers

• AV9172-01

is pin compatible with Gazelle GA1210E

• ±250ps skew (max) between outputs

• ±500ps skew (max) between input and outputs

• Input frequency range from 10 MHz to 50 MHz

(-01, -03) and from 20 MHz to 100 MHz (-07)

• Output frequency range from 10 MHz to 100 MHz

(-01, -03, -07)

• Special mode for two-phase clock generation

• Inputs and outputs are fully TTL-compatible

• CMOS process results in low power supply current

• High drive, 25mA outputs

• Low cost

• 16-pin SOIC (150-mil) or 16-pin PDIP package

The

AV9172

is fabricated using CMOS technology which

results in much lower power consumption and cost compared

with the gallium arsenide-based GA1210E. The typical

operating current for the

AV9172

is 50mA versus 120mA for

the GA1210E.

ICS offers several versions of the

AV9172.

The different

devices are shown below:

PART

AV9172-01

AV9172-03

AV9172-07

DESCRIPTION

Second source of GA1210E

Clock doubler and buffer

Clock buffer for 66 MHz input

•

Block Diagram

AV9172RevB060297P

ICS reserves the right to make changes in the device data identified in this publication

without further notice. ICS advises its customers to obtain the latest version of all

device data to verify that any information being relied upon by the customer is current

and accurate.

Recommended Resources

Complementary lighting control circuit diagram

CF1 (CF2) trigger circuit

555 alarm, doorbell, lighting three-purpose controller circuit

24v/3V voltage stabilizing circuit

Color TV remote control 35

Computer motherboard circuit diagram 815 2_13

How to use the screenshot function on a WIN CE machine: I want to make a function to capture the screen image on a WIN CE platform machine, and then save the image to a specified folder. The file name is the time and date on the machine. How should I do it...; autumn Embedded System

Network communication group, welcome to join: 33713420...; mutoudonggua RF/Wirelessly

Welcome to join the BIOS and boot area exploration group, group number 67286087: BIOS and boot area research group, group number 67286087, contact all people who are interested in BIOS and boot area technology, focus on the combination of theory and practice, exchange technical in...; herorose0213 Embedded System

msp430 Flash information memory reading problem: I'm learning about MSP430 Flahs storage recently, using the official G2 emulation board. The idea is to store a set of data in the MCU's built-in information memory. The main program first stores an a...; liangjin2807 Microcontroller MCU

Experts, why is there no hex file in this case?: Program Size: data=29.2 xdata=0 code=793 creating hex file from "2"... "2" - 0 Error(s), 1 Warning(s). Can anyone tell me why there is no hex file in this case?...; mym1059 Embedded System

Compile gdb with tic6x support using gdb-7.9, and the program will hang when debugging: 本人用的gdb-7.9， --target=tic6x-elf ，编译出来的gdb 运行c6713的一个测试代码test.out（是elf格式的文件）时，运行 ./gdb.exetest.outGNU gdb (GDB) 7.9 Copyright (C) 2015 Free Software Foundation, Inc. License GPLv3+: GNU GPL version 3 o...; jc83278 DSP and ARM Processors

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components