8N4QV01EG-0164CDI8 datasheet, PDF

Datasheet> All Categories > Passive components> 8N4QV01EG-0164CDI8

8N4QV01EG-0164CDI8: DescriptionProgrammable Oscillators PROGRAMMABLE 5X7 OSCILLATOR; CategoryPassive components; File Size329KB，20 Pages; ManufacturerIDT (Integrated Device Technology, Inc.); Websitehttp://www.idt.com/

Download Datasheet Parametric View All

8N4QV01EG-0164CDI8 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	8N4QV01EG-0164CDI8	-	-	View	Buy Now

8N4QV01EG-0164CDI8 Overview

Programmable Oscillators PROGRAMMABLE 5X7 OSCILLATOR

8N4QV01EG-0164CDI8 Parametric

Parameter Name	Attribute value
Product Attribute	Attribute Value
Manufacturer	IDT (Integrated Device Technology, Inc.)
Product Category	Programmable Oscillators
RoHS	N
Product	VCXO
Package / Case	7 mm x 5 mm x 1.55 mm
Length	7 mm
Width	5 mm
Packaging	Cut Tape
Packaging	Reel
Factory Pack Quantity	1000
Unit Weight	0.006562 oz

Preview

Download Datasheet

View All

Quad-Frequency Programmable

VCXO

General Description

The IDT8N4QV01 is a Quad-Frequency Programmable VCXO with

very flexible frequency and pull-range programming capabilities. The

device uses IDT’s fourth generation FemtoClock® NG technology for

an optimum of high clock frequency and low phase noise

performance. The device accepts 2.5V or 3.3V supply and is

packaged in a small, lead-free (RoHS 6) 10-lead ceramic 5mm x

7mm x 1.55mm package.

Besides the 4 default power-up frequencies set by the FSEL0 and

FSEL1 pins, the IDT8N4QV01 can be programmed via the I

interface to any output clock frequency between 15.476MHz to

866.67MHz and from 975MHz to 1,300MHz to a very high degree of

precision with a frequency step size of 435.9Hz ÷N (N is the PLL

output divider). Since the FSEL0 and FSEL1 pins are mapped to 4

independent PLL, P, M and N divider registers (P, MINT, MFRAC and

N), reprogramming those registers to other frequencies under

control of FSEL0 and FSEL1 is supported. The extended

temperature range supports wireless infrastructure, tele-

communication and networking end equipment requirements.

IDT8N4QV01 REV G

DATASHEET

Features

•

Fourth generation FemtoClock® NG technology

Programmable clock output frequency from 15.476MHz to

866.67MHz and from 975MHz to 1,300MHz

Four power-up default frequencies (see part number order codes),

re-programmable by I

C programming interface for the output clock frequency, APR

and internal PLL control registers

Frequency programming resolution is 435.9Hz ÷N

Absolute pull-range (APR) programmable from ±4.5ppm to

±754.5ppm

One 2.5V or 3.3V LVDS differential clock output

Two control inputs for the power-up default frequency

LVCMOS/LVTTL compatible control inputs

RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.494ps

(typical)

RMS phase jitter @ 156.25MHz (1kHz - 40MHz): 0.594ps (typical)

2.5V or 3.3V supply voltage modes

-40°C to 85°C ambient operating temperature

Lead-free (RoHS 6) packaging

Block Diagram

OSC

114.285 MHz

÷MINT,

MFRAC

FSEL1

FSEL0

SCLK

SDATA

Pulldown

Pullup

Pin Assignment

÷P

PFD

LPF

FemtoClock

VCO

1950-2600MHz

÷N

VC 1

OE 2

GND 3

FSEL0 4

FSEL1 5

10 SCLK

9 SDATA

8 V

7 nQ

6 Q

A/D

Configuration Register (ROM)

(Frequency, APR, Polarity)

C Control

IDT8N4QV01 REV G DATA SHEET

10-lead ceramic 5mm x 7mm x 1.55mm

package body

CD Package

Top View

IDT8N4QV01GCD REVISION A MARCH 11, 2014

Recommended Resources

Humidity control circuit using D flip-flop and operational amplifier

ND10 sound level meter circuit

Remote control electric door transmitter circuit

Introduction to varistor

TA7240AP power amplifier circuit

Bidirectional thyristor to single-phase inductive load control circuit

A FreeRTOS Chinese document: Originally this is just a simple document, but it is still necessary to say a few words. This is a FreeRTOS document that I found online and translated by a Chinese expert. The original text is from U...; 辛昕 Real-time operating system RTOS

I want to know about wireless receiving groups and channels, about 433: How to use the content in the picture to receive signals wirelessly, six channels, 16 channels. I have never been exposed to wireless reception, so I don't understand this knowledge point and can't wr...; 一百年后的自己 51mcu

The difference between <= => := in VHDL language: I am a beginner in VHDL and cannot tell the difference between the meaning and usage ofand :=. Experts please give me some advice. For example, what are the differences between the following statement...; ruiquan765 FPGA/CPLD

LED chip detection problem: LED chips are the core components of the LED industry, and excessive chip temperature will seriously affect the quality of LED products. However, the temperature distribution of the chip and the insid...; 科努德 Test/Measurement

Suggestions for posting questions: These days I check new posts every day and try my best to answer questions. However, my ability is limited and I am just a rookie. I have never even touched the chips mentioned in many of the question...; 辛昕 51mcu

Is it good to leave a USB drive plugged into the computer for a long time?: Please explain the principle, thank you :) Reading, writing and formatting will certainly affect the lifespan to some extent. [color=#0000FF]If it is just plugged into a computer, how about using it w...; zzc_opk Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components