EEWORLDEEWORLDEEWORLD

Part Number

Search

APA2020A

Description
Stereo 2-W Audio Power Amplifier
File Size635KB,25 Pages
ManufacturerAnpec
Websitehttp://www.anpec.com.tw/
Download Datasheet Compare View All

APA2020A Overview

Stereo 2-W Audio Power Amplifier

APA2020A
Stereo 2-W Audio Power Amplifier
Features
Low Supply Current , I
DD
= 8mA at Stereo BTL
Low Shutdown Current , I
DD
= 0.5µA
Depop Circuitry Integrated
Low Supply Voltage
Thermal Shutdown Circuitry Integrated
Output Power at 1% THD+N , V
DD
=5V
- 1.8 W/Ch (typ) into a 4
Load
- 1.2 W/Ch (typ) into a 8
Load
Bridge-Tied Load (BTL) or Single-Ended
(SE) Modes Operation
Various 24-Pin Power Packages Available
SOP , TSSOP-P
High Supply Voltage Ripple Rejection
General Description
The APA2020A is a stereo bridge-tied audio power
amplifier in various 24-pin power packages , includ-
ing SOP , TSSOP-P. When connecting to a 5V volt-
age supply , the APA2020A is capable of delivering
1.8W/1.2W of continuous RMS power per channel
into 4Ω/8Ω loads with less than 1% THD+N ,
respectively. The APA2020A simplifies design and
frees up board space for other features .
The APA2020A also served well in low-voltage
applications , which provides 800-mW per channel
into 4Ω loads with a 3.3V supply voltage . Both of the
depop circuitry and the thermal shutdown protection
circuitry are integrated in the APA2020A , that reduces
pops and clicks noise during power up and when
using the shutdown or mute modes and protects the
chip from being destroyed by over-temperature
failure.
To simplify the audio system design in notebook
computer applications , the APA2020A combines a
stereo bridge-tied loads (BTL) mode for speaker drive
and a stereo single-end (SE) mode for headphone
drive into a single chip , where both modes are easily
switched by the SE/BTL input control pin signal . For
power sensitive applications , the APA2020A also
features a shutdown function which keeps the supply
current only 0.5 µA (typ) .
Applications
Stereo Audio Power Amplifier for Notebook
Computer
Ordering Information
APA2020A
Handling Code
Temp. Range
Package Code
Package Code
K : SOP
Temp. Range
I: - 40 to 85
°
C
Handling Code
TU : Tube
TY : Tray
TR : Tape & Reel
R : TSSOP-P *
* TSSOP-P is a standard TSSOP package with a thermal pad exposure on the bottom of the package.
ANPEC reserves the right to make changes to improve reliability or manufacturability without notice, and advise
customers to obtain the latest version of relevant information to verify before placing orders.
Copyright
ANPEC Electronics Corp.
Rev. A.5 - July., 2002
1
www.anpec.com.tw

APA2020A Related Products

APA2020A APA2020AKI-TR APA2020AKI-TU APA2020AKI-TY APA2020ARI-TR APA2020ARI-TU APA2020ARI-TY
Description Stereo 2-W Audio Power Amplifier Stereo 2-W Audio Power Amplifier Stereo 2-W Audio Power Amplifier Stereo 2-W Audio Power Amplifier Stereo 2-W Audio Power Amplifier Stereo 2-W Audio Power Amplifier Stereo 2-W Audio Power Amplifier
Amplifier Calculations
How to understand this circuit and how to calculate Uout?...
guan5232 ADI Reference Circuit
Helper2416-15——Bare Metal Part 7——ARM Working Mode & PSR Introduction & Stack Initialization
[align=center][b][font=楷体, 楷体_GB2312][size=5][color=#ff00ff]Bare Metal Part 7 - ARM Working Mode & PSR Introduction & Stack Initialization[/color][/size][/font][/b][/align] [align=center][color=#ff00]...
yuanlai2010 Embedded System
LM3S3739 SSI initialization call library setting hardware simulation is to enter FaultISR?
LM3S3739 SSI initialization calls the peripheral library to set IO to SSI mode, then enters FaultISR? Software simulation is fine! 1. // PA2 SSI0CLK(SSCK)GPIOPinTypeSSI(GPIO_PORTA_BASE, GPIO_PIN_2); /...
yuchenglin Microcontroller MCU
Is there a communication group for this year's national competition?
There is not much time left for the national competition. How are you preparing?...
18811707971 Electronics Design Contest
I want to know why the universal programmer supports so many chips.
Does anyone have the circuit diagram of the universal programmer and its software description? My email address is linsheng_111@163.com. I am looking for knowledge with high scores. . . . ....
sdsongth Embedded System
Playing with Zynq Serial 42——[ex61] Image Laplacian Sharpening Processing of OV5640 Camera
1 System Overview As shown in the figure, this is the principle block diagram of the entire video acquisition system. At the beginning of power-on, the FPGA needs to initialize the register configurat...
ove学习使我快乐 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2473  943  1888  2155  965  50  19  38  44  20 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号