5962-9458501H9A datasheet, PDF

Datasheet> All Categories > storage> storage> 5962-9458501H9A

5962-9458501H9A: DescriptionEEPROM Module, 128KX32, 300ns, Parallel, CMOS, CQFP68, CERAMIC, QFP-68; Categorystorage storage; File Size380KB，43 Pages; ManufacturerWhite Microelectronics

Download Datasheet Parametric View All

5962-9458501H9A Overview

EEPROM Module, 128KX32, 300ns, Parallel, CMOS, CQFP68, CERAMIC, QFP-68

5962-9458501H9A Parametric

Parameter Name	Attribute value
package instruction	CERAMIC, QFP-68
Reach Compliance Code	unknown
Maximum access time	300 ns
Other features	USER CONFIGURABLE AS 512K X 8
Spare memory width	16
JESD-30 code	S-CQFP-G68
JESD-609 code	e0
length	23.875 mm
memory density	4194304 bit
Memory IC Type	EEPROM MODULE
memory width	32
Number of functions	1
Number of terminals	68
word count	131072 words
character code	128000
Operating mode	ASYNCHRONOUS
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
organize	128KX32
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	QFP
Package shape	SQUARE
Package form	FLATPACK
Parallel/Serial	PARALLEL
Programming voltage	5 V
Certification status	Not Qualified
Maximum seat height	3.56 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	MILITARY
Terminal surface	TIN LEAD
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	QUAD
width	23.875 mm
Maximum write cycle time (tWC)	10 ms
Base Number Matches	1

Preview

Download Datasheet

View All

REVISIONS

LTR

DESCRIPTION

Added device type 06 for vendor cages 54230 and 88379. Added

vendor cage 0EU86 for device types 01 through 06. Figure 1,

changed case outline M to reflect package is available in either a

single or dual cavity. -sld

Added case outline 9.

Added device types 07, 08, and 09 for vendor cage 0EU86. Made

changes to table I to include the addition of device types 07, 08, and

09. Added a min limit to the table I for the I

, and the I

tests. Made

changes to Figures 2, 3, 4, 5, 6, and 8. -sld

Added case outline Z. Updated paragraph 1.2.4, 1.3, figures 1, 2,

and 8. -sld

Added case outline B. Added note to paragraph 1.2.4. -sld

DATE (YR-MO-DA)

99-05-14

APPROVED

K. A. Cottongim

00-04-06

02-01-31

Raymond Monnin

02-06-04

03-10-06

Raymond Monnin

REV

SHEET

REV

SHEET

REV STATUS

OF SHEETS

PMIC N/A

REV

SHEET

PREPARED BY

Gary Zahn

CHECKED BY

Michael C. Jones

STANDARD

MICROCIRCUIT

DRAWING

THIS DRAWING IS

AVAILABLE

FOR USE BY ALL

DEPARTMENTS

AND AGENCIES OF THE

DEPARTMENT OF DEFENSE

AMSC N/A

DEFENSE SUPPLY CENTER COLUMBUS

POST OFFICE BOX 3990

COLUMBUS, OHIO 43216-5000

APPROVED BY

Kendall A. Cottongim

MICROCIRCUIT, HYBRID, MEMORY,

DIGITAL, 128K x 32-BIT, ELECTRICALLY

ERASABLE/PROGRAMMABLE READ ONLY

MEMORY

SIZE

SHEET

CAGE CODE

DRAWING APPROVAL DATE

94-08-02

REVISION LEVEL

67268

1 OF

5962-94585

DSCC FORM 2233

APR 97

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

5962-E009-04

2. APPLICABLE DOCUMENTS

2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a

part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in

the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the

solicitation.

SPECIFICATION

DEPARTMENT OF DEFENSE

MIL-PRF-38534 - Hybrid Microcircuits, General Specification for.

STANDARDS

DEPARTMENT OF DEFENSE

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

HANDBOOKS

DEPARTMENT OF DEFENSE

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Unless otherwise indicated, copies of the specification, standards, and handbooks are available from the Standardization

Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text

of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a

specific exemption has been obtained.

3. REQUIREMENTS

3.1 Item requirements. The individual item performance requirements for device classes D, E, G, H, and K shall be in

accordance with MIL-PRF-38534. Compliance with MIL-PRF-38534 may include the performance of all tests herein or as

designated in the device manufacturer's Quality Management (QM) plan or as designated for the applicable device class.

Therefore, the tests and inspections herein may not be performed for the applicable device class (see MIL-PRF-38534).

Furthermore, the manufacturers may take exceptions or use alternate methods to the tests and inspections herein and not

perform them. However, the performance requirements as defined in MIL-PRF-38534 shall be met for the applicable device

class.

3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified

in MIL-PRF-38534 and herein.

3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.4 herein and figure 1.

3.2.2 Terminal connections. The terminal connections shall be as specified on figure 2.

3.2.3 Truth table(s). The truth table(s) shall be as specified on figure 3.

3.2.4 Timing diagram(s). The timing diagram(s) shall be as specified on figures 4, 5, 6, and 7.

3.2.5 Block diagram. The block diagram shall be as specified on figure 8.

3.2.5 Typical output test circuit. The typical output test circuit shall be as specified on figure 9.

3.3 Electrical performance characteristics. Unless otherwise specified herein, the electrical performance characteristics are

as specified in table I and shall apply over the full specified operating temperature range.

STANDARD

MICROCIRCUIT DRAWING

DEFENSE SUPPLY CENTER COLUMBUS

COLUMBUS, OHIO 43216-5000

SIZE

REVISION LEVEL

5962-94585

SHEET

DSCC FORM 2234

APR 97

3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electrical

tests for each subgroup are described in table I.

3.5 Programming procedure. The programming procedure shall be as specified by manufacturer and shall be available on

request.

3.6 Marking of device(s). Marking of device(s) shall be in accordance with MIL-PRF-38534. The device shall be marked with

the PIN listed in 1.2 herein. In addition, the manufacturer's vendor similar PIN may also be marked as listed in MIL-HDBK-103

and QML-38534.

3.7 Data. In addition to the general performance requirements of MIL-PRF-38534, the manufacturer of the device described

herein shall maintain the electrical test data (variables format) from the initial quality conformance inspection group A lot

sample, for each device type listed herein. Also, the data should include a summary of all parameters manually tested, and for

those which, if any, are guaranteed. This data shall be maintained under document revision level control by the manufacturer

and be made available to the preparing activity (DSCC-VA) upon request.

3.8 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to supply to this

drawing. The certificate of compliance (original copy) submitted to DSCC-VA shall affirm that the manufacturer's product meets

the performance requirements of MIL-PRF-38534 and herein.

3.9 Certificate of conformance. A certificate of conformance as required in MIL-PRF-38534 shall be provided with each lot of

microcircuits delivered to this drawing.

3.10 Endurance. A reprogrammability test shall be completed as part of the vendor's reliability monitors. This

reprogrammability test shall be done for the initial characterization and after any design or process changes which may affect

the reprogrammability of the device. The methods and procedures may be vendor specific, but shall guarantee the number of

program/erase endurance cycles listed in section 1.3 herein over the full specified operating temperature range. The vendor's

procedure shall be kept under document control and shall be made available upon request of the acquiring or preparing activity.

3.11 Data retention. A data retention stress test shall be completed as part of the vendor's reliability monitors. This test shall

be done for initial characterization and after any design or process change which may affect data retention. The methods and

procedures may be vendor specific, but shall guarantee the number of years listed in section 1.3 herein over the full military

temperature range. The vendor's procedure shall be kept under document control and shall be made available upon request of

the acquiring or preparing activity.

STANDARD

MICROCIRCUIT DRAWING

DEFENSE SUPPLY CENTER COLUMBUS

COLUMBUS, OHIO 43216-5000

SIZE

REVISION LEVEL

5962-94585

SHEET

DSCC FORM 2234

APR 97

Recommended Resources

Sine wave to square wave waveform conversion circuit

Touch electronic code lock circuit

Wiring of power capacitor compensation protection circuit

Waveguide S1000 mobile phone repair diagram 2

555 single power supply converted into positive and negative voltage regulator circuit

Quartz crystal controlled transmitter circuit with amplitude modulation stage

Multi-channel current detection: Dear friends, if you want to detect 16 currents or voltages at the same time, is there a simple and convenient circuit design? Please advise (initial idea MCU + AD chip)...; xxhhzz stm32/stm8

Newbie, how to determine the execution time of the internal library device of CPLD?: I have been doing signal processing recently, using high-speed AD 40M sampling rate to sample analog signals, and using CPLD to capture the peak value of the AD conversion value. Since the function is...; pbabca FPGA/CPLD

Find a control solution: Doors, automatic control, there are so many! Unfortunately, my door is a small door, 30cm*50cm. The requirement is to realize the functions of automatic opening and closing. All the searches on the In...; ywlzh Integrated technical exchanges

How to access physical memory through stream driver under WINCE6.0: RT Now it seems that WINCE6.0 cannot directly apply for physical memory using VirtualAlloc and VirtualCopy functions. I saw a post saying that it needs to be done through the stream driver. How to do ...; fanxuxu Embedded System

PWM rectifier grid side vector diagram: [font=新宋体][size=4]The following two figures are the steady-state vector diagrams of the AC side of the PWM rectifier. [/size][/font] I want to know how the four figures abcd are drawn. [/size][/font] ...; shaorc Integrated technical exchanges

Who has a program for measuring pulse width using Timer1_A of MSP430G2553?: I am a novice, and now I am barely surviving by modifying programs. Does anyone have a program for measuring pulse width using Timer1_A of MSP430G2553? I am in a hurry to use it...; 众爱卿平身 Microcontroller MCU

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components