EEWORLDEEWORLDEEWORLD

Part Number

Search

8N4Q001EG-0035CDI

Description
Programmable Oscillators
CategoryPassive components   
File Size163KB,20 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric View All

8N4Q001EG-0035CDI Online Shopping

Suppliers Part Number Price MOQ In stock  
8N4Q001EG-0035CDI - - View Buy Now

8N4Q001EG-0035CDI Overview

Programmable Oscillators

8N4Q001EG-0035CDI Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerIDT (Integrated Device Technology, Inc.)
Product CategoryProgrammable Oscillators
ProductXO
Quad-Frequency Programmable XO IDT8N4Q001 REV G
DATA SHEET
General Description
The IDT8N4Q001 is a Quad-Frequency Programmable Clock
Oscillator with very flexible frequency programming capabilities. The
device uses IDT’s fourth generation FemtoClock® NG technology for
an optimum high clock frequency and low phase noise performance.
The device accepts 2.5V or 3.3V supply and is packaged in a small,
lead-free (RoHS 6) 10-lead ceramic 5mm x 7mm x 1.55mm package.
Besides the four default power-up frequencies set by the FSEL0 and
FSEL1 pins, the IDT8N4Q001 can be programmed via the I
2
C
interface to output clock frequencies between 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz to a very high degree of
precision with a frequency step size of 435.9Hz ÷
N
(N is the PLL
output divider). Since the FSEL0 and FSEL1 pins are mapped to four
independent PLL divider registers (P, MINT, MFRAC and N),
reprogramming those registers to other frequencies under control of
FSEL0 and FSEL1 is supported. The extended temperature range
supports wireless infrastructure, telecommunication and networking
end equipment requirements.
Features
Fourth generation FemtoClock® NG technology
Programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Four power-up default frequencies (see part number order
codes), re-programmable by I
2
C
I
2
C programming interface for the output clock frequency and
internal PLL control registers
Frequency programming resolution is 435.9Hz ÷N
One 2.5V, 3.3V LVDS clock output
Two control inputs for the power-up default frequency
LVCMOS/LVTTL compatible control inputs
RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.253ps
(typical), integer PLL feedback configuration
RMS phase jitter @ 156.25MHz (1kHz - 40MHz): 0.263ps
(typical), integer PLL feedback configuration
Full 2.5V or 3.3V supply modes
-40°C to 85°C ambient operating temperature
Available in Lead-free (RoHS 6) package
Block Diagram
OSC
f
XTAL
÷MINT,
MFRAC
2
25
FSEL1
FSEL0
SCLK
SDATA
OE
Pulldown
Pulldown
Pullup
Pullup
Pullup
Pin Assignment
÷P
PFD
&
LPF
FemtoClock® NG
VCO
1950-2600MHz
÷N
Q
nQ
DNU 1
OE 2
GND 3
FSEL0 4
FSEL1 5
10 SCLK
9 SDATA
8 V
DD
7 nQ
6 Q
7
Configuration Register (ROM)
(Frequency, APR, Polarity)
I
2
C Control
IDT8N4Q001
10-lead ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
IDT8N4Q001GCD
REVISION A
MARCH 6, 2012
1
©2012 Integrated Device Technology, Inc.
[Help] How to use msp430 for graphics display, please help
I want to use 128*64 LCD display, but I don't know how to start? ? ? ?Please give me some tips, thank you...
fund123 Microcontroller MCU
How do I add a noise channel between encoding and decoding?
The design of the Hamming code encoder/decoder based on VHDL language involves error correction items, so I want to add a noise channel. How should I add it?...
十一月下雨 FPGA/CPLD
60db Problem of RF Broadband Amplifier
Hi everyone, I am working on a broadband amplifier, but I don't understand the 60db gain mentioned in the question. Because the question requires the load resistance to be 50 ohms, but the output resi...
晚安哈哈 Electronics Design Contest
Questions about BP_OpenPartition
[code]*dwStartSector - Logical sector to start the partition.NEXT_FREE_LOC if none*specified.Ignored if opening existing partition.*dwNumSectors - Number of logical sectors of the partition.USE_REMAIN...
elise Embedded System
Why can't I debug WinCE5.0 compiled with VC2005?
I cannot debug the program compiled with VC2005 in Platform Builder 5.0. When loading, it shows: Loaded 'menus.exe', no matching symbolic information found. I confirmed that the pdb debugging file has...
wyh121w Embedded System
MCGS touch screen wireless acquisition analog quantity routine source code
[i=s] This post was last edited by Renjianjingpin on 2020-7-22 11:36[/i]This solution is a method for implementing wireless Modbus communication between Kunlun Tongtai touch screen and four DTD433FC w...
人间精品在回复 Industrial Control Electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2501  2557  2594  354  1155  51  52  53  8  24 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号