5SGXMA5H2F35I3LN datasheet, PDF

Datasheet> All Categories > semiconductor> Programmable logic devices> 5SGXMA5H2F35I3LN

5SGXMA5H2F35I3LN: DescriptionFPGA - Field Programmable Gate Array FPGA - Stratix V GX 2304 LABS 552 IOs; Categorysemiconductor Programmable logic devices; File Size812KB，23 Pages; ManufacturerAltera (Intel)

Download Datasheet Parametric View All

5SGXMA5H2F35I3LN Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	5SGXMA5H2F35I3LN	-	-	View	Buy Now

5SGXMA5H2F35I3LN Overview

FPGA - Field Programmable Gate Array FPGA - Stratix V GX 2304 LABS 552 IOs

5SGXMA5H2F35I3LN Parametric

Parameter Name	Attribute value
Product Attribute	Attribute Value
Manufacturer	Altera (Intel)
Product Category	FPGA - Field Programmable Gate Array
Shipping Restrictions	This product may require additional documentation to export from the United States.
RoHS	Details
Product	Stratix V GX
Number of Logic Elements	490000
Number of Logic Array Blocks - LABs	185000
Number of I/Os	552 I/O
Operating Supply Voltage	850 mV
Minimum Operating Temperature	- 40 C
Maximum Operating Temperature	+ 85 C
Mounting Style	SMD/SMT
Package / Case	FBGA-1152
Packaging	Tray
Data Rate	14.1 Gb/s
Embedded Block RAM - EBR	5.65 Mbit
Moisture Sensitive	Yes
Number of Transceivers	24 Transceiver
Factory Pack Quantity	24
Total Memory	50.65 Mbit

Preview

Download Datasheet

View All

2015.10.01

Stratix V Device Overview

Send Feedback

SV51001

Altera’s 28-nm Stratix

V FPGAs include innovations such as an enhanced core architecture, integrated

transceivers up to 28.05 gigabits per second (Gbps), and a unique array of integrated hard intellectual

property (IP) blocks.

With these innovations, Stratix V FPGAs deliver a new class of application-targeted devices optimized for:

• Bandwidth-centric applications and protocols, including PCI Express

(PCIe

) Gen3

• Data-intensive applications for 40G/100G and beyond

• High-performance, high-precision digital signal processing (DSP) applications

Stratix V devices are available in four variants (GT, GX, GS, and E), each targeted for a different set of

applications. For higher volume production, you can prototype with Stratix V FPGAs and use the low-

risk, low-cost path to HardCopy

V ASICs.

Related Information

Stratix V Device Handbook: Known Issues

Lists the planned updates to the

Stratix V Device Handbook

chapters.

Stratix V Family Variants

The Stratix V device family contains the GT, GX, GS, and E variants.

Stratix V GT

devices, with both 28.05-Gbps and 12.5-Gbps transceivers, are optimized for applications

that require ultra-high bandwidth and performance in areas such as 40G/100G/400G optical communica‐

tions systems and optical test systems. 28.05-Gbps and 12.5-Gbps transceivers are also known as GT and

GX channels, respectively.

Stratix V GX

devices offer up to 66 integrated transceivers with 14.1-Gbps data rate capability. These

transceivers also support backplane and optical interface applications. These devices are optimized for

high-performance, high-bandwidth applications such as 40G/100G optical transport, packet processing,

and traffic management found in wireline, military communications, and network test equipment

markets.

Stratix V GS

devices have an abundance of variable precision DSP blocks, supporting up to 3,926 18x18

or 1,963 27x27 multipliers. In addition, Stratix V GS devices offer integrated transceivers with 14.1-Gbps

data rate capability. These transceivers also support backplane and optical interface applications. These

devices are optimized for transceiver-based DSP-centric applications found in wireline, military,

broadcast, and high-performance computing markets.

trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as

trademarks or service marks are the property of their respective holders as described at

www.altera.com/common/legal.html.

Altera warrants performance

of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any

products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information,

product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device

specifications before relying on any published information and before placing orders for products or services.

ISO

9001:2008

Registered

www.altera.com

101 Innovation Drive, San Jose, CA 95134

Recommended Resources

Logic level tester circuit one

TWH32 audio application

G607 circular saw machine electrical wiring diagram (2)

Cordless phone squelch control circuit

Accurate 12V battery automatic charger circuit

Interface circuit for controlling AC loads

Detuning Effects of Wrist-Worn Antennas and Design of Custom Antenna Measurement Systems: The Detuning Effects of a Wrist-Worn Antenna and Design of a Custom Antenna Measurement System John Buckley1, Kevin G. McCarthy2, Brendan O’Flynn1, Cian O’Mathuna1 1Tyndall National Institute, Lee Mal...; btty038 RF/Wirelessly

For more information on FPGA design techniques, please click on the image: This is a list of common mistakes made during the design process that can make your design unreliable or slow. To improve the performance of your design and increase the reliability of the speed, you ...; babbage FPGA/CPLD

Guidelines for Using Logic Devices: [color=#4f4f4f][font="]1: Processing of redundant unused input pins[/font][/color] [color=#4f4f4f][font="]In most cases, not all the pins of integrated circuit chips are used. For example, the 74ABT16...; fish001 Analogue and Mixed Signal

Does WinCE development on ARM require a good understanding of ARM instructions?: Hello everyone, I am now developing WinCE for the AMR system. From the introduction of WinCE, it seems that there is no mention of many connections with ARM instructions. Does Microsoft have already h...; luxiaoyu_sdc Embedded System

wince5.0 database development solution: What databases can be supported under wince? My processor is Samsung 2440 wince5.0. I checked some information and found that evc also supports ado3.0. I don't know if it can directly connect to datab...; 傻傻天子 Embedded System

【Low Power Consumption】FPGA Low Power Consumption Design Considerations: The power consumption of FPGA is highly dependent on the user's design. There is no single method to achieve this power consumption reduction. Like most other things, the design to reduce power consum...; hangsky FPGA/CPLD

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components