ESI-7SGL1.489G02 datasheet, PDF

Datasheet> All Categories > ESI-7SGL1.489G02

Preview

ESI-7SGL1.489G02: Description7mm SQUARE THIN TYPE ISOLATOR; File Size21KB，1 Pages; ManufacturerHitachi Metals; Websitehttp://www.hitachi-metals.co.jp/e/

Download Datasheet Compare View All

ESI-7SGL1.489G02 Overview

7mm SQUARE THIN TYPE ISOLATOR

Preview

Download Datasheet

View All

7mm SQUARE THIN TYPE ISOLATOR

MODEL

ESI-7SG [ ] 1.489 G 02 - T

(1)

(2)

(3)

(4)

(5)

(6)

(1) Series SI-7SG ; 2.5mm Height

(2) Rotating Direction (R or L)

(3) Center Frequency

(4) G ; GHz

(5) Control No.

(6) T ; Taping

Blank ; Bulk

r ot at i on

Specification

Frequency

(GHz)

Ins. Loss

Max.

(dB)

Isolation

Min.

(dB)

V.S.W.R.

Max.

Attenuation

at 2f

at 3f

Min.

(dB)

Handling

Power

Max.

(W)

Reflection

Power

Max.

(W)

1.477-1.501

0.60

1.5

−

5.0

1.0

Operating Temperature(deg.C) ; -35 to +85

Impedance ; 50 ohms Typ.

Shape & Size

GROUND

S ILVE PLAT I G

0 .4

7 .0+ / -0 .3

BO X , S T E E L

S I LVER P LAT ING

+0 .2

-0 .3

0 .75

STR IP L INE

S ILVER PLAT I G

0 . 1+ / - 0 . 1

2 .4

0 .4+ / -0 .15

OU T o r

IN o r OU T

G RO U N D

4 .75

4 .4

1 .5

2 .3

UNLESS OTHERWISE SPECIFIED

ALL DIMENSIONS ARE IN mm

TOLERANCES ARE +/-0.2mm

4 .75

TBE044

Hitachi Metals, Ltd. Tottori Works

ESI-7SGL1.489G02 Related Products

	ESI-7SGL1.489G02	ESI-7SGL1.489G02-T	ESI-7SGL1.489G04-T	ESI-7SGL1.489G04	ESI-7SGR1.489G02	ESI-7SGR1.489G04	ESI-7SGR1.489G02-T	ESI-7SGR1.489G04-T
Description	7mm SQUARE THIN TYPE ISOLATOR	7mm SQUARE THIN TYPE ISOLATOR	7mm SQUARE THIN TYPE ISOLATOR	7mm SQUARE THIN TYPE ISOLATOR	7mm SQUARE THIN TYPE ISOLATOR	7mm SQUARE THIN TYPE ISOLATOR	7mm SQUARE THIN TYPE ISOLATOR	7mm SQUARE THIN TYPE ISOLATOR

Recommended Resources

Current-voltage conversion circuit diagram

YELP oscillator circuit diagram

Design circuit diagram using operational amplifier

fencing game circuit

Variable voltage regulator circuit

FPGA_100 Days Journey_Electronic Piano Design: FPGA_100 Days Journey_Electronic Piano Design.pdf...; zxopenljx FPGA/CPLD

Convert ALLEGRO package to PADS package or AD package: Program functions: Convert ALLEGRO package to PADS package or AD package, and use ALLEGRO to create PADS or AD package. This tool can facilitate the creation of packages for design engineers who use m...; yepeda PCB Design

Implementing ethercat and ethernet simultaneously on TMDSICE3359: Hello, Can the following application be implemented on TMDSICE3359? Port0: ethercat Port1: ethernet...; zhangyuechun Analogue and Mixed Signal

LPC54102 Camera-based Tracking Car Summary: First of all, I would like to thank NXP for providing such a board for everyone to try and learn, and I would also like to thank the forum for providing such a platform. This is the first time I write...; supermiao123 NXP MCU

Looking for colleagues who are good at FPGA algorithms: I recently started using FPGA to develop image algorithms. I just started learning FPGA and don’t know where to start. Please give me some advice... I would be very grateful......; yuechenping FPGA/CPLD

Basic knowledge of semiconductors Chinese version without translation: Basic knowledge of semiconductors Chinese version without translation...; linda_xia Analog electronics

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components