EEWORLDEEWORLDEEWORLD

Part Number

Search

ispLSI-2192VE-180LT128I

Description
CPLD - Complex Programmable Logic Devices PROGRAMMABLE SUPER FAST HI DENSITY PLD
Categorysemiconductor    Programmable logic devices   
File Size159KB,16 Pages
ManufacturerLattice
Websitehttp://www.latticesemi.com
Download Datasheet Parametric Compare View All

ispLSI-2192VE-180LT128I Online Shopping

Suppliers Part Number Price MOQ In stock  
ispLSI-2192VE-180LT128I - - View Buy Now

ispLSI-2192VE-180LT128I Overview

CPLD - Complex Programmable Logic Devices PROGRAMMABLE SUPER FAST HI DENSITY PLD

ispLSI-2192VE-180LT128I Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerLattice
Product CategoryCPLD - Complex Programmable Logic Devices
Shipping RestrictionsThis product may require additional documentation to export from the United States.
RoHSN
ProductispLSI 2192VE
Number of Macrocells192
Number of Logic Array Blocks - LABs48
Maximum Operating Frequency180 MHz
Propagation Delay - Max4 ns
Number of I/Os32 I/O
Operating Supply Voltage3.3 V
Minimum Operating Temperature- 40 C
Maximum Operating Temperature+ 105 C
Mounting StyleSMD/SMT
Package / CaseTQFP-128
PackagingTray
Height1.4 mm
Length14 mm
Memory TypeEEPROM
Width14 mm
Number of Gates8000
Moisture SensitiveYes
Operating Supply Current275 mA
Factory Pack Quantity90
Supply Voltage - Max3.6 V
Supply Voltage - Min3 V
Unit Weight0.017760 oz
Lead-
Free
Package
Options
Available!
ispLSI 2192VE
3.3V In-System Programmable
SuperFAST™ High Density PLD
Functional Block Diagram
Output Routing Pool
F7 F6 F5 F4 F3 F2 F1 F0
A0
Output Routing Pool
®
Features
• SuperFAST HIGH DENSITY IN-SYSTEM
PROGRAMMABLE LOGIC
— 8000 PLD Gates
— 96 I/O Pins, Nine or Twelve Dedicated Inputs
— 192 Registers
— High Speed Global Interconnect
— Wide Input Gating for Fast Counters, State
Machines, Address Decoders, etc.
— Small Logic Block Size for Random Logic
— Pinout Compatible with ispLSI 2096V and 2096VE
• 3.3V LOW VOLTAGE ARCHITECTURE
— Interfaces with Standard 5V TTL Devices
• HIGH PERFORMANCE E
2
CMOS
®
TECHNOLOGY
f
max
= 225MHz Maximum Operating Frequency
t
pd
= 4.0ns Propagation Delay
— Electrically Erasable and Reprogrammable
— Non-Volatile
— 100% Tested at Time of Manufacture
— Unused Product Term Shutdown Saves Power
• IN-SYSTEM PROGRAMMABLE
— 3.3V In-System Programmability (ISP™) Using
Boundary Scan Test Access Port (TAP)
— Open-Drain Output Option for Flexible Bus Interface
Capability, Allowing Easy Implementation of Wired-
OR Bus Arbitration Logic
— Increased Manufacturing Yields, Reduced Time-to-
Market and Improved Product Quality
— Reprogram Soldered Devices for Faster Prototyping
• 100% IEEE 1149.1 BOUNDARY SCAN TESTABLE
• THE EASE OF USE AND FAST SYSTEM SPEED OF
PLDs WITH THE DENSITY AND FLEXIBILITY OF FPGAS
— Enhanced Pin Locking Capability
— Three Dedicated Clock Input Pins
— Synchronous and Asynchronous Clocks
— Programmable Output Slew Rate Control
— Flexible Pin Placement
— Optimized Global Routing Pool Provides Global
Interconnectivity
• LEAD-FREE PACKAGE OPTIONS
Output Routing Pool
E7 E6 E5 E4 E3 E2 E1 E0
D7
D5
Output Routing Pool
D Q
A1
A2
A3
A4
A5
A6
A7
B0 B1 B2 B3 B4 B5 B6 B7
Output Routing Pool
D6
Logic
D Q
Global Routing Pool (GRP)
Array
D Q
GLB
D4
D3
D2
D1
D0
D Q
C0 C1 C2 C3 C4 C5 C6 C7
Output Routing Pool
Description
The ispLSI 2192VE is a High Density Programmable
Logic Device containing 192 Registers, nine or twelve
Dedicated Input pins, three Dedicated Clock Input pins,
two dedicated Global OE input pins and a Global Routing
Pool (GRP). The GRP provides complete interconnectivity
between all of these elements. The ispLSI 2192VE
features in-system programmability through the Bound-
ary Scan Test Access Port (TAP) and is 100% IEEE
1149.1 Boundary Scan Testable. The ispLSI 2192VE
offers non-volatile reprogrammability of the logic, as well
as the interconnect to provide truly reconfigurable sys-
tems.
The basic unit of logic on the ispLSI 2192VE device is the
Generic Logic Block (GLB). The GLBs are labeled A0, A1
.. F7 (see Figure 1). There are a total of 48 GLBs in the
ispLSI 2192VE device. Each GLB is made up of four
macrocells. Each GLB has 18 inputs, a programmable
AND/OR/Exclusive OR array, and four outputs which can
be configured to be either combinatorial or registered.
Inputs to the GLB come from the GRP and dedicated
inputs. All of the GLB outputs are brought back into the
GRP so that they can be connected to the inputs of any
GLB on the device.
Copyright © 2004 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject
to change without notice.
LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A.
Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com
August 2004
2192ve_10
1
CLK0
CLK1
CLK2
0139/2192VE

ispLSI-2192VE-180LT128I Related Products

ispLSI-2192VE-180LT128I ispLSI-2192VE-180LTN128I ispLSI-2192VE-135LB144 ispLSI-2192VE-225LB144 ispLSI-2192VE-135LTN128 ispLSI-2192VE-180LT128
Description CPLD - Complex Programmable Logic Devices PROGRAMMABLE SUPER FAST HI DENSITY PLD CPLD - Complex Programmable Logic Devices PROGRAMMABLE SUPER FAST HI DENSITY PLD CPLD - Complex Programmable Logic Devices PROGRAMMABLE SUPER FAST HI DENSITY PLD CPLD - Complex Programmable Logic Devices PROGRAMMABLE SUPER FAST HI DENSITY PLD CPLD - Complex Programmable Logic Devices PROGRAMMABLE SUPER FAST HI DENSITY PLD CPLD - Complex Programmable Logic Devices USE ispMACH 4000V
Product Attribute Attribute Value Attribute Value Attribute Value Attribute Value Attribute Value Attribute Value
Manufacturer Lattice Lattice Lattice Lattice Lattice Lattice
Product Category CPLD - Complex Programmable Logic Devices CPLD - Complex Programmable Logic Devices CPLD - Complex Programmable Logic Devices CPLD - Complex Programmable Logic Devices CPLD - Complex Programmable Logic Devices CPLD - Complex Programmable Logic Devices
Shipping Restrictions This product may require additional documentation to export from the United States. This product may require additional documentation to export from the United States. This product may require additional documentation to export from the United States. This product may require additional documentation to export from the United States. This product may require additional documentation to export from the United States. This product may require additional documentation to export from the United States.
RoHS N Details N N Details N
Product ispLSI 2192VE ispLSI 2192VE ispLSI 2192VE ispLSI 2192VE ispLSI 2192VE ispLSI 2192VE
Number of Macrocells 192 192 192 192 192 192
Number of Logic Array Blocks - LABs 48 48 48 48 48 48
Maximum Operating Frequency 180 MHz 180 MHz 135 MHz 225 MHz 135 MHz 180 MHz
Propagation Delay - Max 4 ns 4 ns 4 ns 4 ns 4 ns 5 ns
Number of I/Os 32 I/O 32 I/O 28 I/O 32 I/O 28 I/O 96 I/O
Operating Supply Voltage 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V
Minimum Operating Temperature - 40 C - 40 C 0 C 0 C 0 C 0 C
Maximum Operating Temperature + 105 C + 105 C + 70 C + 70 C + 70 C + 70 C
Mounting Style SMD/SMT SMD/SMT SMD/SMT SMD/SMT SMD/SMT SMD/SMT
Package / Case TQFP-128 TQFP-128 FPBGA-144-28 FPBGA-144-32 TQFP-128 TQFP-128
Packaging Tray Tray Tray Tray Tray Tray
Height 1.4 mm 1.4 mm 1.2 mm 1.2 mm 1.4 mm 1.4 mm
Length 14 mm 14 mm 13 mm 13 mm 14 mm 14 mm
Width 14 mm 14 mm 13 mm 13 mm 14 mm 14 mm
Number of Gates 8000 8000 8000 8000 8000 8000
Moisture Sensitive Yes Yes Yes Yes Yes Yes
Operating Supply Current 275 mA 275 mA 275 mA 275 mA 275 mA 275 mA
Factory Pack Quantity 90 90 160 160 90 90
Supply Voltage - Max 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V
Supply Voltage - Min 3 V 3 V 3 V 3 V 3 V 3 V
Memory Type EEPROM - EEPROM EEPROM - EEPROM
Unit Weight 0.017760 oz 0.017760 oz - - 0.017760 oz 0.017760 oz
Ask for advice on PCB design of max1898
How to design and package max898 in PCB?...
f1ngw5 PCB Design
Please ask the moderator about the anti-interference problem of STM32
I made a light source controller using STM32, and there is a driver board underneath. I used PD8, 9, 10 in the STM32 pins to connect a 1K resistor to directly drive an indicator LED, and everything wo...
wenf stm32/stm8
How to add hard interrupt to DSP/BIO in DM6437
[size=4][color=#000][font=Arial, Verdana, sans-serif] The interrupt system of 64+ is different from the previous ones. The interrupt is based on events. The entire hardware CPU receives 15 interrupts,...
灞波儿奔 DSP and ARM Processors
dm9000: read wrong id 0x2b2a2928, what is the reason?
Environment: Quartus2 6.0 + NIOS2 6.0 2c20 transplanted uclinux error when starting DM9000a network card dm9000: read wrong id 0x2b2a2928...
钟亥 Embedded System
How to connect the inductor when the LT3958 is configured for negative voltage output
[img]https://ezchina.analog.com/servlet/JiveServlet/showImage/2-56885-23185/pastedImage_0.png[/img] [color=#333333]The above figure shows the LT3958 configured as an inverting converter application ci...
双子charming1 ADI Reference Circuit
Newbie help] RTC alarm setting dead loop problem
It was originally designed to be in low power mode, but it got stuck when it came to the alarm clock - please help!See the RTC setup statement on the networkRTC_ClearFlag(RTC_FLAG_SEC); while (RTC_Get...
nightdemon stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1714  2778  2697  130  2831  35  56  55  3  57 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号