EEWORLDEEWORLDEEWORLD

Part Number

Search

XC62HR3002MR-G

Description
LDO Voltage Regulators
CategoryPower/power management    The power supply circuit   
File Size2MB,23 Pages
ManufacturerTOREX
Websitehttp://www.torex.co.jp/chinese/
Environmental Compliance
Download Datasheet Parametric View All

XC62HR3002MR-G Online Shopping

Suppliers Part Number Price MOQ In stock  
XC62HR3002MR-G - - View Buy Now

XC62HR3002MR-G Overview

LDO Voltage Regulators

XC62HR3002MR-G Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerTOREX
package instructionLSSOP, TSOP5/6,.11,37
Reach Compliance Codecompliant
ECCN codeEAR99
AdjustabilityFIXED
Nominal dropback voltage 10.58 V
Maximum absolute input voltage12 V
Maximum input voltage10 V
Minimum input voltage4 V
JESD-30 codeR-PDSO-G5
JESD-609 codee3
length2.9 mm
Maximum grid adjustment rate0.054%
Maximum load regulation0.09%
Humidity sensitivity level1
Number of functions1
Output times1
Number of terminals5
Maximum operating temperature80 °C
Minimum operating temperature-30 °C
Maximum output current 10.165 A
Maximum output voltage 13.06 V
Minimum output voltage 12.94 V
Nominal output voltage 13 V
Package body materialPLASTIC/EPOXY
encapsulated codeLSSOP
Encapsulate equivalent codeTSOP5/6,.11,37
Package shapeRECTANGULAR
Package formSMALL OUTLINE, LOW PROFILE, SHRINK PITCH
method of packingTAPE AND REEL
Peak Reflow Temperature (Celsius)260
Certification statusNot Qualified
Regulator typeFIXED POSITIVE SINGLE OUTPUT STANDARD REGULATOR
Maximum seat height1.3 mm
surface mountYES
technologyCMOS
Terminal surfaceTin (Sn)
Terminal formGULL WING
Terminal pitch0.95 mm
Terminal locationDUAL
Maximum time at peak reflow temperature10
Maximum voltage tolerance2%
width1.6 mm
XC62H
Series
Positive Voltage Regulator with (Output ON/OFF)
ETR0312_006
■GENERAL
DESCRIPTION
The XC62H series are highly precise, low power consumption, positive voltage regulators, manufactured using CMOS and
laser trimming technologies. The series consists of a high precision voltage reference, an error correction circuit, and an
output driver with current limitation.
By way of the CE function, with output turned off, the series enters standby. In the stand-by mode, power consumption is
greatly reduced.
SOT-25 (150mW), SOT-89-5 (500mW) and USP-6B (120mW) packages are available.
■APPLICATIONS
●Multi-function
power supplies
●Voltage
supplies for cellular phones
●Digital
still cameras / Camcorders
●Note
PC / Tablet PC
■FEATURES
Maximum Output Current
: 165mA (within max Pd, V
OUT
=3.0V)
Output Voltage Range
: 2.0V ~ 6.0V (0.1V increments)
(1.5V ~ 1.9V semi-custom)
Highly Accurate
: ±2%
(±1% for semi-custom products)
Low Power Consumption
: 3μA (TYP.) (V
OUT
=3V,Output enabled)
: 0.1μA (TYP.) (Output disabled)
Output Voltage Temperature Characteristics
: ±100ppm /℃ (TYP.)
Line Regulation
Dropout Voltage
Packages
: 0.2% / V (TYP.)
: 0.18V @ 60mA
: 0.58V @ 160mA
: SOT-25
SOT-89-5
USP-6B
Environmentally Friendly
:EU RoHS Compliant, Pb Free
CMOS Low Power Consumption
■TYPICAL
APPLICATION CIRCUIT
■TYPICAL
PERFORMANCE
CHARACTERISTICS
1/23
Zigbee light intensity collection experiment
I haven't published anything for a long time. Tonight, I did an experiment on light intensity collection using the learning kit board of Hezong IoT. I specially uploaded it to share. Due to the light ...
wateras1 RF/Wirelessly
cpld IO
What is the maximum IO speed of a general CPLD? Please recommend a specific model...
maxcio FPGA/CPLD
void TI_CC_Wait(unsigned int cycles) Delay time
Hello everyoneWhat is the specific delay time of the following function?// Delay function. # of CPU cycles delayed is similar to "cycles". Specifically,// it's ((cycles-15) % 6) + 15. Not exact, but g...
cd0054115 Microcontroller MCU
Share: AD batch hide component labels
[i=s]This post was last edited by qwqwqw2088 on 2022-9-16 15:19[/i]AD batch hide component numberWhen we draw PCB, sometimes we don't want to see the component label parameters in actual work, which a...
qwqwqw2088 PCB Design
How to use Verilog HDL to implement a marquee program
:o :( :handshake :call: :)...
zd871010 FPGA/CPLD
Differential amplifier circuit
[:O]Differential amplifier circuitBasic concepts:     Figure 6.7 shows a linear amplifier, which has two input terminals, connected to signals vi1 and vi2 respectively ; the signal at the output termi...
fighting Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2586  2072  1786  1048  2339  53  42  36  22  48 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号