EEWORLDEEWORLDEEWORLD

Part Number

Search

ADN2820S21

Description
10.7 Gbps, 3.3V, Low Noise, TIA with Average Power Moniter
File Size700KB,12 Pages
ManufacturerADI
Websitehttps://www.analog.com
Download Datasheet View All

ADN2820S21 Overview

10.7 Gbps, 3.3V, Low Noise, TIA with Average Power Moniter

10.7 Gbps, 3.3 V, Low Noise,
TIA with Average Power Monitor
ADN2820
FEATURES
Technology: high performance SiGe
Bandwidth: 9 GHz
Input noise current density: 1.0 µA
Optical sensitivity: –19.3 dBm
Differential transimpedance: 5000 V/A
Power dissipation: 200 mW
Input current overload: 2.8 mA p-p
Linear input range: 0.15 mA p-p
Output resistance: 50 Ω/side
Output offset adjustment range: 240 mV
Average input power monitor: 1 V/mA
Die size: 0.87 mm × 1.06 mm
PRODUCT DESCRIPTION
The ADN2820 is a compact, high performance, 3.3 V power
supply SiGe transimpedance amplifier (TIA) optimized for
10 Gbps Metro-Access and Ethernet systems. It is a single chip
solution for detecting photodiode current with a differential
output voltage. The ADN2820 features low input referred noise
current and high output transimpedance gain, capable of
driving a typical CDR or transceiver directly. A POWMON
output is provided for input average power monitoring and
alarm generation. Low nominal output offset enables dc output
coupling to 3.3 V circuits. The OFFSET control input enables
output slice level adjustment for asymmetric input signals. The
ADN2820 operates with a 3.3 V power supply and is available in
die form.
APPLICATIONS
10.7 Gbps optical modules
SONET/SDH OC-192/STM-64 and 10 GbE
receivers, transceivers, and transponders
FUNCTIONAL BLOCK DIAGRAM
3.3V
R
F
50Ω
R
F
= 500Ω
OUT (5)
OUTB (6)
OFFSET (14)
IN (13)'
C
B
0.85V
C
F
POWMON (8)
20mA
A
V
= 20dB
50Ω
VCC (1,2,3)
GND (10, 11)
GND (4,7)
CLF (9)
CLF
03194-0-001
Figure 1. Functional Block Diagram/Typical Operating Circuit
Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable.
However, no responsibility is assumed by Analog Devices for its use, nor for any
infringements of patents or other rights of third parties that may result from its use.
Specifications subject to change without notice. No license is granted by implication
or otherwise under any patent or patent rights of Analog Devices. Trademarks and
registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.326.8703
© 2003 Analog Devices, Inc. All rights reserved.
The TI chip has arrived, but the problem is how can I use it on my own with this kind of packaging?
[i=s]This post was last edited by dontium on 2015-1-23 13:12[/i] Many people should have received this. The key is how to tinker with this kind of SMD package? Is anyone already doing it? Especially t...
windhua Analogue and Mixed Signal
Isolated ADC Acquisition Solution for Analog Signals
GP9303 analog signal isolation ADC acquisition solution for your referenceThis content is originally created by EEWORLD forum user zjqmyron . If you want to reprint or use it for commercial purposes, ...
zjqmyron Analog electronics
msp430g2533-iic (hardware iic)
[color=#555555]#include[/color] [color=#555555]#include[/color] [color=#555555]unsigned int RxByteCtr;[/color] [color=#555555]unsigned int RxWord;[/color] [color=#555555]volatile int j;[/color] [color...
wuweiwangyao Microcontroller MCU
Generate Statements
Teacher Xia, I have just learned Verilog for more than a month, and I don’t understand the generate statement very well. Can you explain the generate statement to me? Thank you, Teacher Xia!...
FPGA鱼尾 FPGA/CPLD
Please help me with the board made of 1602 HS1101 DS18B20 AT89S52. There is only one row of black on the hardware 1602.
#include #define uchar unsigned char #define uint unsigned int sbit DQ=P2^7;//DS18B20óμ¥úáóú sbit RS=P3^0;//LCD1602óμ¥úμáó sbit RW=P3^1; sbit EN=P3^7; sbit ST=P0^0;//°′üóú sbit SH=P0^1; sbitSjia=P3^2;...
zhenyushaw 51mcu
About the issue of f28069's mcbsp and i2s write interface
[font=normal 宋体, Arial, Helvetica, sans-serif][color=#000000][size=12px]I want to use 28069 as master and ad as slave, so my sclk and lrck need to be connected through mfsra and mclkra, as shown in th...
aaron Microcontroller MCU

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 748  1786  1527  1126  2678  16  36  31  23  54 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号