70T3399S133BCI datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > storage> 70T3399S133BCI

70T3399S133BCI: DescriptionSRAM 128K x 18 Sync, 3.3V/2.5V Dual-Port RAM, Interleaved I/O's; Categorystorage; File Size825KB，28 Pages; ManufacturerIDT (Integrated Device Technology, Inc.); Websitehttp://www.idt.com/

Download Datasheet Parametric View All

70T3399S133BCI Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	70T3399S133BCI	-	-	View	Buy Now

70T3399S133BCI Overview

SRAM 128K x 18 Sync, 3.3V/2.5V Dual-Port RAM, Interleaved I/O's

70T3399S133BCI Parametric

Parameter Name	Attribute value
Product Attribute	Attribute Value
Manufacturer	IDT (Integrated Device Technology, Inc.)
Product Category	SRAM
RoHS	N
Package / Case	CABGA-256
Packaging	Bulk
Height	1.4 mm
Length	17 mm
Width	17 mm
Moisture Sensitive	Yes
Factory Pack Quantity	6

Preview

Download Datasheet

View All

HIGH-SPEED 2.5V

512/256/128K X 18

IDT70T3339/19/99S

SYNCHRONOUS

DUAL-PORT STATIC RAM

WITH 3.3V OR 2.5V INTERFACE

Features:

◆

True Dual-Port memory cells which allow simultaneous

access of the same memory location

High-speed data access

– Commercial: 3.4 (200MHz)/3.6ns (166MHz)/

4.2ns (133MHz)(max.)

– Industrial: 3.6ns (166MHz)/4.2ns (133MHz) (max.)

Selectable Pipelined or Flow-Through output mode

Counter enable and repeat features

Dual chip enables allow for depth expansion without

additional logic

Interrupt and Collision Detection Flags

Full synchronous operation on both ports

– 5ns cycle time, 200MHz operation (14Gbps bandwidth)

– Fast 3.4ns clock to data out

– Data input, address, byte enable and control registers

◆

– 1.5ns setup to clock and 0.5ns hold on all control, data,

and address inputs @ 200MHz

– Self-timed write allows fast cycle time

Separate byte controls for multiplexed bus and bus

matching compatibility

Dual Cycle Deselect (DCD) for Pipelined Output Mode

2.5V (±100mV) power supply for core

LVTTL compatible, selectable 3.3V (±150mV) or 2.5V

(±100mV) power supply for I/Os and control signals on

each port

Industrial temperature range (-40°C to +85°C) is

available at 166MHz and 133MHz

Available in a 256-pin Ball Grid Array (BGA) and 208-pin fine

pitch Ball Grid Array (fpBGA)

Supports JTAG features compliant with IEEE 1149.1

Green parts available, see ordering information

Functional Block Diagram

FT/PIPE

1/0

0a 1a

0b 1b

1b 0b

1a 0a

1/0

FT/PIPE

R/W

1/0

B B

0 1

L L

B B

1 0

1/0

R/W

Dout0-8_L

Dout9-17_L

Dout0-8_R

Dout9-17_R

1b 0b 1a 0a

FT/PIPE

0/1

0a 1a 0b

0/1

FT/PIPE

512/256/128K x 18

MEMORY

ARRAY

I/O

- I/O

17L

Din_L

Din_R

I/O

- I/O

17R

CLK

18L

(1)

REPEAT

ADS

CNTEN

18R(1)

CLK

Counter/

Address

Reg.

ADDR_L

ADDR_R

Counter/

Address

Reg.

REPEAT

ADS

CNTEN

TDI

TCK

TMS

TRST

0 L

CE1L

INTERRUPT

COLLISION

DETECTION

LOGIC

0 R

CE1R

JTAG

TDO

COL

INT

(2)

COL

INT

CONTROL

LOGIC

(2)

5652 drw 01

NOTES:

1. Address A

is a NC for the IDT70T3319. Also, Addresses A

and A

are NC's for the IDT70T3399.

2. The sleep mode pin shuts off all dynamic inputs, except JTAG inputs, when asserted. All static inputs, i.e., PL/FTx and

OPTx and the sleep mode pins themselves (ZZx) are not affected during sleep mode.

JUNE 2015

DSC-5652/8

Recommended Resources

Laser flashlight circuit diagram

Wiring e when leakage protector supplies power to single-phase load in TN system

IRT1260 (TV and VCR) infrared remote control transmitter circuit

TDA1904 power amplifier circuit diagram

Temperature controlled nickel-cadmium battery charger circuit

Phototransistor Inductor Bridge

ADI's 10 most popular reference circuits: [align=left][font=宋体]As the title says, for a detailed introduction of each model, please see →[/font][url=https://ezchina.analog.com/thread/14817][b]https://ezchina.analog.com/thread/14817[/b][/url][...; 春之歌 Analog electronics

FAQs about TI's DSP products: [table][tr][td=1,1,4%]Question:[/td][td=1,1,96%]Please let Mr. George Shen, DSP technical expert of TI, and Mr. Wang Jian, Account Manager of TI, introduce themselves. [color=#ff0000](10:36:50 AM)[/co...; 呱呱 DSP and ARM Processors

Various causes of noise amplification: [size=4]Noise amplification causeContact with other components [/size] [size=4] [/size] [size=4]In a power circuit board where many electronic components and devices are mounted at a high density, if ...; fish001 Analogue and Mixed Signal

[Novice FPGA VHDL Learning Post] Post 10 Buzzer Music: [size=5]I happened to see someone else's example program, where the buzzer emits the tone of "Do Re Mi Fa So La Xi Duo". ~~~ After modifying it, I uploaded the project for everyone to try~~~[/size]...; 常见泽1 FPGA/CPLD

Asking for advice on LVDT sensor: I use a high-precision LVDT sensor to measure displacement. The LVDT signal conditioning circuit is provided by the manufacturer. I keep the probe fixed and measure every half a minute. Each time the ...; jfg_ytu Test/Measurement

What are your latest plans for 2010?: :) :call:...; sunhaijun Talking

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components