EEWORLDEEWORLDEEWORLD

Part Number

Search

ICS1523MT

Description
Video Clock Synthesizer with I2C Programmable Delay
File Size327KB,21 Pages
ManufacturerICS ( IDT )
Websitehttp://www.icst.com
Download Datasheet Compare View All

ICS1523MT Overview

Video Clock Synthesizer with I2C Programmable Delay

ICS1523
Video Clock Synthesizer with I
2
C Programmable Delay
General Description
The ICS1523 is a low-cost, high-performance
frequency generator. It is well suited to general
purpose phase controlled clock synthesis as well as
line-locked and genlocked high-resolution video
applications. Using ICS’s advanced low-voltage
CMOS mixed-mode technology, the ICS1523 is an
effective phase controlled clock synthesizer and also
supports video projectors and displays at resolutions
from VGA to beyond UXGA.
The ICS1523 offers clock outputs in both differential
(to 250 MHz) and single-ended (to 150 MHz) formats.
Dynamic Phase Adjust (DPA) allows I
2
C™ control of
the output clock’s phase relative to the input sync
signal. A second, half speed set of outputs that can be
separately enabled allows such applications as
clocking analog-to-digital converters. The FUNC pin
provides either the regenerated input from the
phase-locked loop (PLL) divider chain output, or the
input HSYNC after being sharpened by the Schmitt
trigger. Both signals are then delayed by the DPA.
The advanced PLL uses either its internal
programmable feedback divider or an external divider.
Either the internal or external loop filters is software
selectable. The COAST input pin disables the PLL’s
charge pump, causing the device to idle at the current
speed for short periods of time, such as vertical
blanking intervals.
The device is programmed by a standard I
2
C-bus
serial interface and is available in a 24-pin, wide
small-outline integrated circuit (SOIC) package.
Features
• Low Jitter
• Wide input frequency range
• 15.734 kHz to 100 MHz
• PECL differential outputs
• Up to 250 MHz
• SSTL_3 Single-ended clock outputs
• Up to 150 MHz
• Dynamic Phase Adjust (DPA) for all outputs
• I
2
C controlled phase adjustment
• Full clock cycle down to 1/64 of a clock
• Double-buffered control registers
• External or internal loop filter selection
• COAST input can disable charge pump
• 3.3 VDD
• 5 volt Tolerant Inputs
• Industry Standard I
2
C-bus programming interface
• PLL Lock detection via I
2
C or LOCK/REF output pin
• 24-pin 300-mil SOIC package
• Available in Pb-free packaging
Applications
• Frequency synthesis
• LCD monitors, video projectors and plasma displays
• Genlocking multiple video subsystems
Pin Configuration
ICS1523 Functional Diagram
External Loop Filter (optional)
OSC
HSYNC
I
2
C I/F
CLK
CLK/2
FUNC
24-pin SOIC
MDS 1523 Y
Integrated Circuit Systems
1
525 Race Street, San Jose, CA 95126
tel (408) 297-1201
Revision 110905
www.icst.com

ICS1523MT Related Products

ICS1523MT ICS1523MLF ICS1523MLFT
Description Video Clock Synthesizer with I2C Programmable Delay Video Clock Synthesizer with I2C Programmable Delay Video Clock Synthesizer with I2C Programmable Delay
How to collect the PWM changing waveform output by the microcontroller port?
As the title says, the PWM square wave output from the microcontroller port is used to drive the motor. The duty cycle of the output square wave is affected by temperature. The higher the temperature,...
suoma 51mcu
LED dimming technology
The most complete and detailed description of LED dimming technology...
649631964 LED Zone
Touch screen universal measurement and control circuit 3.2 inch touch screen serial port assistant network ping package stroke input method termination hardware version
Some engineers may have done a lot of measurement and control design, but they all use VC, VB or CVI, etc., and they can't escape the computer. But no one likes to carry a computer around for testing ...
大西洋 stm32/stm8
Looking for a startup partner for smart home product development (technology research and development)
Guangzhou Youxiangjia Intelligent Technology Co., Ltd. is a startup company that has joined forces with students from various universities. With YEElLINK and Nanjing Interconnect as its goal, it is co...
优享家 DIY/Open Source Hardware
I would like to ask about the CORTEXT M0+ memory erase and write problem
Please ask1. Regarding the erasing of CORTEXT M0+ memory, when erasing the FLASH memory by page, is the entire page erased at the same time, or are each byte in the page erased one by one?2. Why do yo...
深圳小花 MCU
Power-saving and practical telephone lamp
I have just installed a new telephone at home, but due to the poor lighting, I have to turn on the light when dialing, which is very inconvenient. Therefore, I designed and made a telephone lamp based...
kandy2059 DIY/Open Source Hardware

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 629  2771  2919  1147  892  13  56  59  24  18 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号