EEWORLDEEWORLDEEWORLD

Part Number

Search

8N3QV01LG-0113CDI

Description
Programmable Oscillators
CategoryPassive components   
File Size200KB,23 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric View All

8N3QV01LG-0113CDI Online Shopping

Suppliers Part Number Price MOQ In stock  
8N3QV01LG-0113CDI - - View Buy Now

8N3QV01LG-0113CDI Overview

Programmable Oscillators

8N3QV01LG-0113CDI Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerIDT (Integrated Device Technology, Inc.)
Product CategoryProgrammable Oscillators
ProductVCXO
Quad-Frequency Programmable
VCXO
IDT8N3QV01 Rev G
DATA SHEET
General Description
The IDT8N3QV01 is a Quad-Frequency Programmable VCXO with
very flexible frequency and pull-range programming capabilities.
The device uses IDT’s fourth generation FemtoClock® NG
technology for an optimum of high clock frequency and low phase
noise performance. The device accepts 2.5V or 3.3V supply and is
packaged in a small, lead-free (RoHS 6) 10-lead Ceramic 5mm x
7mm x 1.55mm package.
Besides the 4 default power-up frequencies set by the FSEL0 and
FSEL1 pins, the IDT8N3QV01 can be programmed via the I
2
C
interface to any output clock frequency between 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz to a very high degree of
precision with a frequency step size of 435.9Hz ÷N (N is the PLL
output divider). Since the FSEL0 and FSEL1 pins are mapped to 4
independent PLL M and N divider registers (P, MINT, MFRAC and
N), reprogramming those registers to other frequencies under
control of FSEL0 and FSEL1 is supported. The extended
temperature range supports wireless infrastructure, tele-
communication and networking end equipment requirements. The
device is a member of the high-performance clock family from IDT.
Features
Fourth generation FemtoClock® NG technology
Programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Four power-up default frequencies (see part number order
codes), reprogrammable by I
2
C
I
2
C programming interface for the output clock frequency, APR
and internal PLL control registers
Frequency programming resolution is 435.9Hz ÷N
Absolute pull-range (APR) programmable from ±4.5 to
±754.5ppm
One 2.5V or 3.3V LVPECL differential clock output
Two control inputs for the power-up default frequency
LVCMOS/LVTTL compatible control inputs
RMS phase jitter @ 156.25MHz (12kHz - 20MHz):
0.487ps (typical)
RMS phase jitter @ 156.25MHz (1kHz - 40MHz):
0.614ps (typical)
2.5V or 3.3V supply voltage modes
-40°C to 85°C ambient operating temperature
Available in Lead-free (RoHS 6) package
Block Diagram
OSC
114.285 MHz
÷MINT,
MFRAC
2
VC
FSEL1
FSEL0
SCLK
SDATA
OE
Pulldown
Pulldown
Pullup
Pullup
Pullup
Pin Assignment
÷P
PFD
&
LPF
FemtoClock® NG
VCO
1950-2600MHz
÷N
Q
nQ
SDATA
SCLK
10
VC 1
OE 2
V
EE
3
4
FSEL0
9
8
7
V
CC
nQ
Q
5
6
A/D
7
25
Configuration Register (ROM)
(Frequency, APR, Polarity)
I
2
C Control
7
IDT8N3QV01 Rev G
10-lead Ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
IDT8N3QV01GCD REVISION A
MARCH 6, 2012
1
©2012 Integrated Device Technology, Inc.
FSEL1
Protecting Data and Power Lines in Automotive Electronic Systems (Part 2)
Another way to check the impact of this rail-to-rail protection component on the normal operation mode of the USB protocol is to analyze the integrity of the signal data bits through the eye diagram r...
KG5 Automotive Electronics
Learning Bluetooth nrf51822 4.0 technical communication
Qingyun Bluetooth 4.0 group. Friends who are learning nrf51822 come in to communicate and establish a communication group, group number: 346518370, welcome to join the discussion...
vvv9876 RF/Wirelessly
EEWORLD University ---- Internet of Things: The role of software
Internet of Things: The role of software : https://training.eeworld.com.cn/course/82Atmel provides a complete software development tool framework, allowing IoT creators to start designing applications...
dongcuipin Talking
Problems with connecting modules in Verilog
The code is as follows: Why is there an exclamation mark before rst_n? Is it written wrong? This is the example from the lattice official website. If you see it, please reply. Thank you input rst_n; E...
刘成云 FPGA/CPLD
Introduce DSP/BIOS hardware interrupt management
When developing applications using the DSP/BIOS kernel, users cannot modify the location of the interrupt vector table at will. The interrupt vector table will be determined by the MEM module in the D...
Aguilera DSP and ARM Processors
The size of the parameter void* buff in the f_read function in fatfs, /* [OUT] Buffer to store read data */
What I need to read is a txt file. This file has 345600 lines, and each line is a three-digit decimal. It seems that the maximum value stored in buff cannot exceed 512*128. Now, for example, I need to...
cdcc0606 stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 488  176  282  33  2377  10  4  6  1  48 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号